{"id":"https://openalex.org/W4318969773","doi":"https://doi.org/10.1109/ises54909.2022.00080","title":"A 14 nm Single-Ended Schmitt Trigger SRAM Cell for Improved SNM & Delay","display_name":"A 14 nm Single-Ended Schmitt Trigger SRAM Cell for Improved SNM & Delay","publication_year":2022,"publication_date":"2022-12-01","ids":{"openalex":"https://openalex.org/W4318969773","doi":"https://doi.org/10.1109/ises54909.2022.00080"},"language":"en","primary_location":{"is_oa":false,"landing_page_url":"https://doi.org/10.1109/ises54909.2022.00080","pdf_url":null,"source":{"id":"https://openalex.org/S4363607249","display_name":"2021 IEEE International Symposium on Smart Electronic Systems (iSES)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false},"type":"article","type_crossref":"proceedings-article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5065265024","display_name":"Nanda Deep Vallamchetty","orcid":null},"institutions":[{"id":"https://openalex.org/I26072440","display_name":"Indian Institute of Information Technology Allahabad","ror":"https://ror.org/03rgjt374","country_code":"IN","type":"education","lineage":["https://openalex.org/I26072440"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Nanda Deep Vallamchetty","raw_affiliation_strings":["Department of Electronics and Communication Engineering, Indian Institute of Information Technology Allahabad, Allahabad, India"],"affiliations":[{"raw_affiliation_string":"Department of Electronics and Communication Engineering, Indian Institute of Information Technology Allahabad, Allahabad, India","institution_ids":["https://openalex.org/I26072440"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5108722448","display_name":"Manish Goswami","orcid":"https://orcid.org/0000-0002-7165-1412"},"institutions":[{"id":"https://openalex.org/I26072440","display_name":"Indian Institute of Information Technology Allahabad","ror":"https://ror.org/03rgjt374","country_code":"IN","type":"education","lineage":["https://openalex.org/I26072440"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Manish Goswami","raw_affiliation_strings":["Department of Electronics and Communication Engineering, Indian Institute of Information Technology Allahabad, Allahabad, India"],"affiliations":[{"raw_affiliation_string":"Department of Electronics and Communication Engineering, Indian Institute of Information Technology Allahabad, Allahabad, India","institution_ids":["https://openalex.org/I26072440"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5057408571","display_name":"Kavindra Kandpal","orcid":"https://orcid.org/0000-0002-2683-2230"},"institutions":[{"id":"https://openalex.org/I26072440","display_name":"Indian Institute of Information Technology Allahabad","ror":"https://ror.org/03rgjt374","country_code":"IN","type":"education","lineage":["https://openalex.org/I26072440"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Kavindra Kandpal","raw_affiliation_strings":["Department of Electronics and Communication Engineering, Indian Institute of Information Technology Allahabad, Allahabad, India"],"affiliations":[{"raw_affiliation_string":"Department of Electronics and Communication Engineering, Indian Institute of Information Technology Allahabad, Allahabad, India","institution_ids":["https://openalex.org/I26072440"]}]}],"institution_assertions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.0,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":0,"max":60},"biblio":{"volume":null,"issue":null,"first_page":"362","last_page":"365"},"is_retracted":false,"is_paratext":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9993,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9992,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/schmitt-trigger","display_name":"Schmitt trigger","score":0.7512078}],"concepts":[{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.93193126},{"id":"https://openalex.org/C90201813","wikidata":"https://www.wikidata.org/wiki/Q202957","display_name":"Schmitt trigger","level":3,"score":0.7512078},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.67023486},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.56243116},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.5068703},{"id":"https://openalex.org/C62611344","wikidata":"https://www.wikidata.org/wiki/Q1062658","display_name":"Node (physics)","level":2,"score":0.4557982},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.45429224},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.39011794},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.35951215},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.3312543},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.25697508},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.2546726},{"id":"https://openalex.org/C66938386","wikidata":"https://www.wikidata.org/wiki/Q633538","display_name":"Structural engineering","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"is_oa":false,"landing_page_url":"https://doi.org/10.1109/ises54909.2022.00080","pdf_url":null,"source":{"id":"https://openalex.org/S4363607249","display_name":"2021 IEEE International Symposium on Smart Electronic Systems (iSES)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.85}],"grants":[],"datasets":[],"versions":[],"referenced_works_count":7,"referenced_works":["https://openalex.org/W2150511012","https://openalex.org/W2595279439","https://openalex.org/W3018661374","https://openalex.org/W3022056022","https://openalex.org/W3093589727","https://openalex.org/W3213779984","https://openalex.org/W4224279841"],"related_works":["https://openalex.org/W3197002915","https://openalex.org/W3009503775","https://openalex.org/W3005829910","https://openalex.org/W2241423040","https://openalex.org/W2185746178","https://openalex.org/W2183474044","https://openalex.org/W2133555155","https://openalex.org/W2112776829","https://openalex.org/W2067168777","https://openalex.org/W2004965314"],"abstract_inverted_index":{"The":[0,70,104],"recent":[1],"advancements":[2],"in":[3,30,51],"Very":[4],"Large":[5],"Scale":[6],"Integrated":[7],"(VLSI)":[8],"system":[9,24],"design":[10],"shows":[11],"that":[12,92],"the":[13,19,23,82],"speed":[14],"of":[15,22,32,79,93],"memory":[16],"contributes":[17],"to":[18,91],"overall":[20],"delay":[21,87],"which":[25,99],"plays":[26],"a":[27,39,60,76,94],"vital":[28],"role":[29],"terms":[31],"high-speed":[33],"electronic":[34],"systems.":[35],"In":[36],"this":[37],"paper,":[38],"9":[40],"Transistor":[41,55],"Static":[42,62],"Random":[43],"Access":[44],"Memory":[45],"(9T-SRAM)":[46],"cell":[47,98],"has":[48],"been":[49],"proposed":[50,71],"14nm":[52],"Fin":[53],"Field-Effect":[54],"(FinFET)":[56],"technology":[57],"node":[58],"incorporating":[59],"Low-Power":[61],"Noise":[63],"Margin":[64],"(SNM)":[65],"and":[66,86,110],"Delay":[67],"improvement":[68],"method.":[69],"9T":[72],"SRAM":[73,96],"operates":[74],"at":[75],"power":[77],"supply":[78,102],"0.8V":[80],"improving":[81],"SNM":[83],"by":[84,88],"34%":[85],"93.6%":[89],"compared":[90],"7-Transistor":[95],"(7T-SRAM)":[97],"uses":[100],"1.4V":[101],"voltage.":[103],"Proposed":[105],"9T-SRAM":[106],"Cell":[107],"is":[108],"designed":[109],"implemented":[111],"on":[112],"Synopsys":[113],"Custom":[114],"Compiler":[115],"using":[116],"14":[117],"nm":[118],"Process":[119],"Design":[120],"Kit":[121],"(PDK).":[122]},"cited_by_api_url":"https://api.openalex.org/works?filter=cites:W4318969773","counts_by_year":[],"updated_date":"2024-12-07T20:01:17.990537","created_date":"2023-02-03"}