乐胖代购免代理版

{"id":"https://openalex.org/W4385080176","doi":"https://doi.org/10.1109/iscas46773.2023.10182079","title":"System on Chip Testbed for Deep Neuromorphic Neural Networks","display_name":"System on Chip Testbed for Deep Neuromorphic Neural Networks","publication_year":2023,"publication_date":"2023-05-21","ids":{"openalex":"https://openalex.org/W4385080176","doi":"https://doi.org/10.1109/iscas46773.2023.10182079"},"language":"en","primary_location":{"is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas46773.2023.10182079","pdf_url":null,"source":{"id":"https://openalex.org/S4363604393","display_name":"2022 IEEE International Symposium on Circuits and Systems (ISCAS)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false},"type":"article","type_crossref":"proceedings-article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5002460040","display_name":"Nicol\u00e1s Rodr\u00edguez","orcid":"https://orcid.org/0000-0002-9290-7894"},"institutions":[{"id":"https://openalex.org/I4210123126","display_name":"Silicon Austria Labs (Austria)","ror":"https://ror.org/03b1qgn79","country_code":"AT","type":"company","lineage":["https://openalex.org/I4210123126"]}],"countries":["AT"],"is_corresponding":false,"raw_author_name":"Nicol\u00e1s Rodr\u00edguez","raw_affiliation_strings":["Silicon Austria Labs, Linz, Austria"],"affiliations":[{"raw_affiliation_string":"Silicon Austria Labs, Linz, Austria","institution_ids":["https://openalex.org/I4210123126"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5031974536","display_name":"Mart\u00edn Villemur","orcid":"https://orcid.org/0000-0001-8385-9758"},"institutions":[{"id":"https://openalex.org/I4210123126","display_name":"Silicon Austria Labs (Austria)","ror":"https://ror.org/03b1qgn79","country_code":"AT","type":"company","lineage":["https://openalex.org/I4210123126"]}],"countries":["AT"],"is_corresponding":false,"raw_author_name":"Mart\u00edn Villemur","raw_affiliation_strings":["Silicon Austria Labs, Linz, Austria"],"affiliations":[{"raw_affiliation_string":"Silicon Austria Labs, Linz, Austria","institution_ids":["https://openalex.org/I4210123126"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5019201655","display_name":"Daniel Klepatsch","orcid":null},"institutions":[{"id":"https://openalex.org/I4210123126","display_name":"Silicon Austria Labs (Austria)","ror":"https://ror.org/03b1qgn79","country_code":"AT","type":"company","lineage":["https://openalex.org/I4210123126"]}],"countries":["AT"],"is_corresponding":false,"raw_author_name":"Daniel Klepatsch","raw_affiliation_strings":["Silicon Austria Labs, Linz, Austria"],"affiliations":[{"raw_affiliation_string":"Silicon Austria Labs, Linz, Austria","institution_ids":["https://openalex.org/I4210123126"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5022268131","display_name":"Diego Gigena Ivanovich","orcid":null},"institutions":[{"id":"https://openalex.org/I4210123126","display_name":"Silicon Austria Labs (Austria)","ror":"https://ror.org/03b1qgn79","country_code":"AT","type":"company","lineage":["https://openalex.org/I4210123126"]}],"countries":["AT"],"is_corresponding":false,"raw_author_name":"Diego Gigena Ivanovich","raw_affiliation_strings":["Silicon Austria Labs, Linz, Austria"],"affiliations":[{"raw_affiliation_string":"Silicon Austria Labs, Linz, Austria","institution_ids":["https://openalex.org/I4210123126"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5051822496","display_name":"P. Juli\u00e1n","orcid":"https://orcid.org/0000-0002-6308-4497"},"institutions":[{"id":"https://openalex.org/I4210123126","display_name":"Silicon Austria Labs (Austria)","ror":"https://ror.org/03b1qgn79","country_code":"AT","type":"company","lineage":["https://openalex.org/I4210123126"]}],"countries":["AT"],"is_corresponding":false,"raw_author_name":"Pedro Juli\u00e1n","raw_affiliation_strings":["Silicon Austria Labs, Linz, Austria"],"affiliations":[{"raw_affiliation_string":"Silicon Austria Labs, Linz, Austria","institution_ids":["https://openalex.org/I4210123126"]}]}],"institution_assertions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":1.262,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.712934,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":67,"max":78},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"5"},"is_retracted":false,"is_paratext":false,"primary_topic":{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":0.9998,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10036","display_name":"Advanced Neural Network Applications","score":0.9973,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/neuromorphic-engineering","display_name":"Neuromorphic engineering","score":0.8677939},{"id":"https://openalex.org/keywords/testbed","display_name":"Testbed","score":0.8103944},{"id":"https://openalex.org/keywords/kernel","display_name":"Kernel (algebra)","score":0.6427726},{"id":"https://openalex.org/keywords/microprocessor","display_name":"Microprocessor","score":0.49391896},{"id":"https://openalex.org/keywords/interface","display_name":"Interface (matter)","score":0.4779401}],"concepts":[{"id":"https://openalex.org/C151927369","wikidata":"https://www.wikidata.org/wiki/Q1981312","display_name":"Neuromorphic engineering","level":3,"score":0.8677939},{"id":"https://openalex.org/C31395832","wikidata":"https://www.wikidata.org/wiki/Q1318674","display_name":"Testbed","level":2,"score":0.8103944},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6936146},{"id":"https://openalex.org/C74193536","wikidata":"https://www.wikidata.org/wiki/Q574844","display_name":"Kernel (algebra)","level":2,"score":0.6427726},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.53316295},{"id":"https://openalex.org/C2780728072","wikidata":"https://www.wikidata.org/wiki/Q5297","display_name":"Microprocessor","level":2,"score":0.49391896},{"id":"https://openalex.org/C50644808","wikidata":"https://www.wikidata.org/wiki/Q192776","display_name":"Artificial neural network","level":2,"score":0.49130052},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.48682636},{"id":"https://openalex.org/C113843644","wikidata":"https://www.wikidata.org/wiki/Q901882","display_name":"Interface (matter)","level":4,"score":0.4779401},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.46591547},{"id":"https://openalex.org/C81363708","wikidata":"https://www.wikidata.org/wiki/Q17084460","display_name":"Convolutional neural network","level":2,"score":0.459817},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.43816742},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.42533857},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.34905154},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.345985},{"id":"https://openalex.org/C459310","wikidata":"https://www.wikidata.org/wiki/Q117801","display_name":"Computational science","level":1,"score":0.32047045},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.20378304},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.14185858},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.07515675},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C157915830","wikidata":"https://www.wikidata.org/wiki/Q2928001","display_name":"Bubble","level":2,"score":0.0},{"id":"https://openalex.org/C114614502","wikidata":"https://www.wikidata.org/wiki/Q76592","display_name":"Combinatorics","level":1,"score":0.0},{"id":"https://openalex.org/C129307140","wikidata":"https://www.wikidata.org/wiki/Q6795880","display_name":"Maximum bubble pressure method","level":3,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas46773.2023.10182079","pdf_url":null,"source":{"id":"https://openalex.org/S4363604393","display_name":"2022 IEEE International Symposium on Circuits and Systems (ISCAS)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.9,"display_name":"Affordable and clean energy"}],"grants":[{"funder":"https://openalex.org/F4320323402","funder_display_name":"Universidad Nacional del Sur","award_id":null}],"datasets":[],"versions":[],"referenced_works_count":13,"referenced_works":["https://openalex.org/W1995638662","https://openalex.org/W2067523571","https://openalex.org/W2102310801","https://openalex.org/W2135252045","https://openalex.org/W2289252105","https://openalex.org/W2594492285","https://openalex.org/W2794326156","https://openalex.org/W2887936511","https://openalex.org/W2963893493","https://openalex.org/W3125157485","https://openalex.org/W3158521343","https://openalex.org/W3197898233","https://openalex.org/W4297775537"],"related_works":["https://openalex.org/W4389237622","https://openalex.org/W4387251107","https://openalex.org/W4385753159","https://openalex.org/W4214914769","https://openalex.org/W4200152843","https://openalex.org/W3108691306","https://openalex.org/W3033201189","https://openalex.org/W2986579802","https://openalex.org/W2883256816","https://openalex.org/W2166309310"],"abstract_inverted_index":{"This":[0],"paper":[1],"describes":[2],"a":[3,7,33,39,52,64,70,81,103,138],"first":[4,61],"prototype":[5],"of":[6,42,50,69,120,140],"testbed":[8],"System":[9],"on":[10],"chip":[11],"(SoC)":[12],"to":[13,87,108,127,133,145],"design":[14],"and":[15,37,56,131],"evaluate":[16],"different":[17],"Neuromorphic":[18],"Deep":[19],"Neural":[20],"Networks":[21],"(NN)":[22],"cores.":[23],"The":[24,60,100],"$1.25mm\\times":[27],"1.25mm$":[28],"SoC":[29],"was":[30],"fabricated":[31],"in":[32],"65nm":[34],"CMOS":[35],"technology":[36,129],"implements":[38],"system":[40],"composed":[41],"an":[43,117],"ARM":[44],"based":[45],"microprocessor,":[46],"two":[47,57],"memory":[48],"banks":[49],"32KB,":[51],"QSPI":[53],"serial":[54],"interface":[55],"NN":[58],"accelerators.":[59],"one":[62],"is":[63,102,123],"novel":[65],"neuromorphic":[66],"accelerator":[67],"consisting":[68],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">$5\\times":[73],"5$":[74],"kernel":[75],"Symmetrical":[76],"Simplicial":[77],"(SymSimp)":[78],"core":[79],"with":[80,143],"depthwise":[82],"separable":[83],"structure,":[84],"which":[85,122],"allows":[86],"efficiently":[88],"implement":[89,109],"multi-channel":[90],"convolutional":[91],"layers":[92],"by":[93],"breaking":[94],"3D":[95],"kernels":[96],"into":[97],"2D":[98],"kernels.":[99],"second":[101],"3\u00d73":[104],"conventional":[105],"MAC":[106],"engine":[107],"the":[110,134],"fully":[111],"connected":[112],"layers.":[113],"Experimental":[114],"results":[115],"show":[116],"energy":[118],"efficiency":[119],"0.49pJ/OP,":[121],"competitive":[124],"when":[125],"compared":[126],"similar":[128],"ICs,":[130],"extrapolated":[132],"MobileNetworkV2":[135],"ImageNet":[136],"represents":[137],"factor":[139],"2":[141],"improvement":[142],"respect":[144],"NVIDIA":[146],"Jetson":[147],"Nano.":[148]},"cited_by_api_url":"https://api.openalex.org/works?filter=cites:W4385080176","counts_by_year":[{"year":2024,"cited_by_count":1}],"updated_date":"2025-01-08T09:50:47.708900","created_date":"2023-07-23"}