乐胖代购免代理版

{"id":"https://openalex.org/W2943768825","doi":"https://doi.org/10.1109/iscas.2019.8702600","title":"Memristive Device Modeling and Circuit Design Exploration for Computation-in-Memory","display_name":"Memristive Device Modeling and Circuit Design Exploration for Computation-in-Memory","publication_year":2019,"publication_date":"2019-05-01","ids":{"openalex":"https://openalex.org/W2943768825","doi":"https://doi.org/10.1109/iscas.2019.8702600","mag":"2943768825"},"language":"en","primary_location":{"is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2019.8702600","pdf_url":null,"source":{"id":"https://openalex.org/S4363604393","display_name":"2022 IEEE International Symposium on Circuits and Systems (ISCAS)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_indexed_in_scopus":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false},"type":"article","type_crossref":"proceedings-article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5052498129","display_name":"Anne Siemon","orcid":"https://orcid.org/0000-0001-5426-419X"},"institutions":[{"id":"https://openalex.org/I887968799","display_name":"RWTH Aachen University","ror":"https://ror.org/04xfq0f34","country_code":"DE","type":"funder","lineage":["https://openalex.org/I887968799"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Anne Siemon","raw_affiliation_strings":["Institut f\u00fcr Werkstoffe der Elektrotechnik 2 RWTH Aachen, Aachen, Germany"],"affiliations":[{"raw_affiliation_string":"Institut f\u00fcr Werkstoffe der Elektrotechnik 2 RWTH Aachen, Aachen, Germany","institution_ids":["https://openalex.org/I887968799"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5016057965","display_name":"Dirk J. Wouters","orcid":"https://orcid.org/0000-0002-6766-8553"},"institutions":[{"id":"https://openalex.org/I887968799","display_name":"RWTH Aachen University","ror":"https://ror.org/04xfq0f34","country_code":"DE","type":"funder","lineage":["https://openalex.org/I887968799"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Dirk Wouters","raw_affiliation_strings":["Institut f\u00fcr Werkstoffe der Elektrotechnik 2 RWTH Aachen, Aachen, Germany"],"affiliations":[{"raw_affiliation_string":"Institut f\u00fcr Werkstoffe der Elektrotechnik 2 RWTH Aachen, Aachen, Germany","institution_ids":["https://openalex.org/I887968799"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5005739146","display_name":"Said Hamdioui","orcid":"https://orcid.org/0000-0002-8961-0387"},"institutions":[{"id":"https://openalex.org/I98358874","display_name":"Delft University of Technology","ror":"https://ror.org/02e2c7k09","country_code":"NL","type":"funder","lineage":["https://openalex.org/I98358874"]}],"countries":["NL"],"is_corresponding":false,"raw_author_name":"Said Hamdioui","raw_affiliation_strings":["Department of Computer Engineering, TU Delft, Delft, Netherlands"],"affiliations":[{"raw_affiliation_string":"Department of Computer Engineering, TU Delft, Delft, Netherlands","institution_ids":["https://openalex.org/I98358874"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5070287728","display_name":"Stephan Menzel","orcid":"https://orcid.org/0000-0002-4258-2673"},"institutions":[{"id":"https://openalex.org/I171892758","display_name":"Forschungszentrum J\u00fclich","ror":"https://ror.org/02nv7yv05","country_code":"DE","type":"funder","lineage":["https://openalex.org/I1305996414","https://openalex.org/I171892758"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Stephan Menzel","raw_affiliation_strings":["Peter Gr\u00fcnberg Institut (PGI-7) Forschungszentrum Juelich, J\u00fclich, Germany"],"affiliations":[{"raw_affiliation_string":"Peter Gr\u00fcnberg Institut (PGI-7) Forschungszentrum Juelich, J\u00fclich, Germany","institution_ids":["https://openalex.org/I171892758"]}]}],"institution_assertions":[],"countries_distinct_count":2,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":5.492,"has_fulltext":true,"fulltext_origin":"ngrams","cited_by_count":22,"citation_normalized_percentile":{"value":0.961481,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":91,"max":92},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"5"},"is_retracted":false,"is_paratext":false,"primary_topic":{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12236","display_name":"Photoreceptor and optogenetics research","score":0.9988,"subfield":{"id":"https://openalex.org/subfields/2804","display_name":"Cellular and Molecular Neuroscience"},"field":{"id":"https://openalex.org/fields/28","display_name":"Neuroscience"},"domain":{"id":"https://openalex.org/domains/1","display_name":"Life Sciences"}},{"id":"https://openalex.org/T11601","display_name":"Neuroscience and Neural Engineering","score":0.9984,"subfield":{"id":"https://openalex.org/subfields/2804","display_name":"Cellular and Molecular Neuroscience"},"field":{"id":"https://openalex.org/fields/28","display_name":"Neuroscience"},"domain":{"id":"https://openalex.org/domains/1","display_name":"Life Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/memristor","display_name":"Memristor","score":0.8252449},{"id":"https://openalex.org/keywords/memistor","display_name":"Memistor","score":0.4470147},{"id":"https://openalex.org/keywords/memory-architecture","display_name":"Memory architecture","score":0.41437942}],"concepts":[{"id":"https://openalex.org/C150072547","wikidata":"https://www.wikidata.org/wiki/Q212923","display_name":"Memristor","level":2,"score":0.8252449},{"id":"https://openalex.org/C80469333","wikidata":"https://www.wikidata.org/wiki/Q189088","display_name":"Von Neumann architecture","level":2,"score":0.7302784},{"id":"https://openalex.org/C45374587","wikidata":"https://www.wikidata.org/wiki/Q12525525","display_name":"Computation","level":2,"score":0.72805625},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7201542},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4739906},{"id":"https://openalex.org/C1895703","wikidata":"https://www.wikidata.org/wiki/Q6034938","display_name":"Memistor","level":4,"score":0.4470147},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.43728346},{"id":"https://openalex.org/C2779602883","wikidata":"https://www.wikidata.org/wiki/Q15544750","display_name":"Memory architecture","level":2,"score":0.41437942},{"id":"https://openalex.org/C182019814","wikidata":"https://www.wikidata.org/wiki/Q1143830","display_name":"Resistive random-access memory","level":3,"score":0.28960496},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.28406936},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.16768411},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.12605819},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.11888656},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2019.8702600","pdf_url":null,"source":{"id":"https://openalex.org/S4363604393","display_name":"2022 IEEE International Symposium on Circuits and Systems (ISCAS)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_indexed_in_scopus":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false}],"best_oa_location":null,"sustainable_development_goals":[],"grants":[],"datasets":[],"versions":[],"referenced_works_count":40,"referenced_works":["https://openalex.org/W1578783943","https://openalex.org/W1885938109","https://openalex.org/W1925680633","https://openalex.org/W1928164400","https://openalex.org/W1970645895","https://openalex.org/W1985425094","https://openalex.org/W1986273360","https://openalex.org/W1990431534","https://openalex.org/W2004640050","https://openalex.org/W2007898123","https://openalex.org/W2009604146","https://openalex.org/W2011971193","https://openalex.org/W2025674646","https://openalex.org/W2034876082","https://openalex.org/W2036687738","https://openalex.org/W2056475144","https://openalex.org/W2061071837","https://openalex.org/W2062112689","https://openalex.org/W2068220312","https://openalex.org/W2068370398","https://openalex.org/W2075056947","https://openalex.org/W2075766045","https://openalex.org/W2081729575","https://openalex.org/W2163818407","https://openalex.org/W2202323557","https://openalex.org/W2329040051","https://openalex.org/W2407339173","https://openalex.org/W2487018225","https://openalex.org/W2569368540","https://openalex.org/W2598588201","https://openalex.org/W2604191638","https://openalex.org/W2607349529","https://openalex.org/W2611901458","https://openalex.org/W2613411459","https://openalex.org/W2791541823","https://openalex.org/W2801219287","https://openalex.org/W2805362231","https://openalex.org/W2818007000","https://openalex.org/W3099125816","https://openalex.org/W4233923606"],"related_works":["https://openalex.org/W4315464822","https://openalex.org/W4200500468","https://openalex.org/W3216275586","https://openalex.org/W3200123501","https://openalex.org/W2991155097","https://openalex.org/W2971920536","https://openalex.org/W2794425418","https://openalex.org/W2580956692","https://openalex.org/W2249862794","https://openalex.org/W2012416568"],"abstract_inverted_index":{"Memristive":[0],"devices":[1,33],"can":[2],"be":[3],"exploited":[4],"for":[5,15,30,58,90,100],"memory":[6],"as":[7,9,74,76],"well":[8,75],"logic":[10],"operation":[11],"paving":[12],"the":[13,22,31,44,70,77,80],"way":[14],"non":[16],"von-Neumann":[17],"Computation-In-Memory":[18],"architectures.":[19,102],"To":[20],"validate":[21],"potential":[23],"of":[24,46,79],"such":[25,47],"architectures":[26],"accurate":[27],"compact":[28],"models":[29],"memristive":[32,63,92],"are":[34],"required.":[35],"As":[36],"a":[37,55],"standard":[38],"device":[39,71],"is":[40,50,84],"not":[41],"available,":[42],"evaluating":[43],"performance":[45],"an":[48],"architecture":[49],"ambiguous.":[51],"This":[52],"paper":[53],"proposes":[54],"flexible":[56],"model":[57,66],"bipolar,":[59],"filamentary":[60],"switching,":[61],"redox-based":[62],"devices.":[64],"The":[65],"does":[67],"catch":[68],"both":[69],"resistance":[72],"ratio":[73],"nonlinearity":[78],"switching":[81],"kinetics.":[82],"It":[83],"used":[85],"to":[86],"perform":[87],"design":[88,95],"exploration":[89],"three":[91],"based":[93],"circuit":[94],"(IMPLY,":[96],"MAGIC":[97],"and":[98],"CRS)":[99],"computation-in-memory":[101]},"abstract_inverted_index_v3":null,"cited_by_api_url":"https://api.openalex.org/works?filter=cites:W2943768825","counts_by_year":[{"year":2024,"cited_by_count":3},{"year":2023,"cited_by_count":2},{"year":2022,"cited_by_count":4},{"year":2021,"cited_by_count":8},{"year":2020,"cited_by_count":4},{"year":2019,"cited_by_count":1}],"updated_date":"2025-04-20T01:44:01.898055","created_date":"2019-05-09"}