乐胖代购免代理版

{"id":"https://openalex.org/W2122268394","doi":"https://doi.org/10.1109/iscas.2011.5937501","title":"A subthreshold dynamic read SRAM (DRSRAM) based on dynamic stability criteria","display_name":"A subthreshold dynamic read SRAM (DRSRAM) based on dynamic stability criteria","publication_year":2011,"publication_date":"2011-05-01","ids":{"openalex":"https://openalex.org/W2122268394","doi":"https://doi.org/10.1109/iscas.2011.5937501","mag":"2122268394"},"language":"en","primary_location":{"is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2011.5937501","pdf_url":null,"source":null,"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false},"type":"article","type_crossref":"proceedings-article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5037472767","display_name":"Roghayeh Saeidi","orcid":"https://orcid.org/0000-0001-6505-8623"},"institutions":[{"id":"https://openalex.org/I133529467","display_name":"Sharif University of Technology","ror":"https://ror.org/024c2fq17","country_code":"IR","type":"education","lineage":["https://openalex.org/I133529467"]}],"countries":["IR"],"is_corresponding":false,"raw_author_name":"Roghayeh Saeidi","raw_affiliation_strings":["Department of Electrical Engineering, Sharif university of Technology, Tehran, Iran"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, Sharif university of Technology, Tehran, Iran","institution_ids":["https://openalex.org/I133529467"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5060271369","display_name":"Mohammad Sharifkhani","orcid":null},"institutions":[{"id":"https://openalex.org/I133529467","display_name":"Sharif University of Technology","ror":"https://ror.org/024c2fq17","country_code":"IR","type":"education","lineage":["https://openalex.org/I133529467"]}],"countries":["IR"],"is_corresponding":false,"raw_author_name":"Mohammad Sharifkhani","raw_affiliation_strings":["Department of Electrical Engineering, Sharif university of Technology, Tehran, Iran"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, Sharif university of Technology, Tehran, Iran","institution_ids":["https://openalex.org/I133529467"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5060342635","display_name":"Khosro Hajsadeghi","orcid":null},"institutions":[{"id":"https://openalex.org/I133529467","display_name":"Sharif University of Technology","ror":"https://ror.org/024c2fq17","country_code":"IR","type":"education","lineage":["https://openalex.org/I133529467"]}],"countries":["IR"],"is_corresponding":false,"raw_author_name":"Khosro Hajsadeghi","raw_affiliation_strings":["Department of Electrical Engineering, Sharif university of Technology, Tehran, Iran"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, Sharif university of Technology, Tehran, Iran","institution_ids":["https://openalex.org/I133529467"]}]}],"institution_assertions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":1.093,"has_fulltext":true,"fulltext_origin":"ngrams","cited_by_count":5,"citation_normalized_percentile":{"value":0.660327,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":80,"max":81},"biblio":{"volume":null,"issue":null,"first_page":"61","last_page":"64"},"is_retracted":false,"is_paratext":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9999,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9997,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/subthreshold-conduction","display_name":"Subthreshold conduction","score":0.9005762},{"id":"https://openalex.org/keywords/leakage","display_name":"Leakage (economics)","score":0.61482567},{"id":"https://openalex.org/keywords/noise-margin","display_name":"Noise margin","score":0.5468719}],"concepts":[{"id":"https://openalex.org/C156465305","wikidata":"https://www.wikidata.org/wiki/Q1658601","display_name":"Subthreshold conduction","level":4,"score":0.9005762},{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.8495363},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.6639684},{"id":"https://openalex.org/C2777042071","wikidata":"https://www.wikidata.org/wiki/Q6509304","display_name":"Leakage (economics)","level":2,"score":0.61482567},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.602123},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5990491},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.56155014},{"id":"https://openalex.org/C179499742","wikidata":"https://www.wikidata.org/wiki/Q1324892","display_name":"Noise margin","level":4,"score":0.5468719},{"id":"https://openalex.org/C99498987","wikidata":"https://www.wikidata.org/wiki/Q2210247","display_name":"Noise (video)","level":3,"score":0.47692865},{"id":"https://openalex.org/C112972136","wikidata":"https://www.wikidata.org/wiki/Q7595718","display_name":"Stability (learning theory)","level":2,"score":0.42032075},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.41899058},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.32583493},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.29128516},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.25078088},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.23885521},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.22097796},{"id":"https://openalex.org/C115961682","wikidata":"https://www.wikidata.org/wiki/Q860623","display_name":"Image (mathematics)","level":2,"score":0.0},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C139719470","wikidata":"https://www.wikidata.org/wiki/Q39680","display_name":"Macroeconomics","level":1,"score":0.0},{"id":"https://openalex.org/C119857082","wikidata":"https://www.wikidata.org/wiki/Q2539","display_name":"Machine learning","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2011.5937501","pdf_url":null,"source":null,"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false}],"best_oa_location":null,"sustainable_development_goals":[],"grants":[],"datasets":[],"versions":[],"referenced_works_count":9,"referenced_works":["https://openalex.org/W1565505009","https://openalex.org/W1753784006","https://openalex.org/W1967171495","https://openalex.org/W2043461549","https://openalex.org/W2080326481","https://openalex.org/W2086519960","https://openalex.org/W2095913060","https://openalex.org/W2122497527","https://openalex.org/W2135796982"],"related_works":["https://openalex.org/W3086682201","https://openalex.org/W2924345281","https://openalex.org/W2781976127","https://openalex.org/W2743772479","https://openalex.org/W2489257435","https://openalex.org/W2164440002","https://openalex.org/W2134421493","https://openalex.org/W2122696791","https://openalex.org/W2118528827","https://openalex.org/W2117824263"],"abstract_inverted_index":{"This":[0,91,112],"paper":[1],"introduces":[2],"a":[3,16,52,64,83,99],"Dynamic":[4],"Read":[5],"SRAM":[6,31,125],"(DRSRAM)":[7],"architecture":[8],"for":[9,44],"high-density":[10],"subthreshold":[11,89],"RAM":[12],"applications.":[13],"DRSRAM":[14],"performs":[15],"dynamic":[17],"read":[18,119],"operation":[19],"to":[20,95],"overcome":[21],"the":[22,61,69,118,122],"poor":[23],"stability":[24,120],"and":[25,48,56],"bitline":[26,57],"leakage":[27],"problem":[28],"of":[29,68],"6T":[30,70,124],"cell":[32,54,130],"in":[33,74,117],"sub-threshold":[34],"region.":[35,90],"It":[36],"is":[37,41,72],"shown":[38],"that":[39],"there":[40],"fundamental":[42],"limit":[43],"wordline":[45],"activation":[46],"time":[47,50],"recovery":[49],"under":[51],"given":[53],"mismatch":[55],"leakage.":[58],"To":[59],"verify":[60],"proposed":[62],"technique,":[63],"64\u00d7128":[65],"bit":[66],"array":[67],"bit-cell":[71],"simulated":[73],"90":[75],"nm":[76],"CMOS":[77],"technology.":[78],"The":[79],"simulation":[80],"results":[81],"show":[82],"100%":[84],"noise":[85,105],"margin":[86],"enhancement":[87],"at":[88,98],"design":[92,113],"operates":[93],"down":[94],"300":[96],"mV":[97],"1":[100],"MHz":[101],"clock":[102],"rate":[103],"with":[104],"margins":[106],"as":[107,109],"large":[108],"72":[110],"mV.":[111],"demonstrates":[114],"significant":[115],"improvement":[116],"against":[121],"conventional":[123],"approach":[126],"without":[127],"requiring":[128],"extra":[129],"transistors.":[131]},"cited_by_api_url":"https://api.openalex.org/works?filter=cites:W2122268394","counts_by_year":[{"year":2020,"cited_by_count":1},{"year":2015,"cited_by_count":1},{"year":2014,"cited_by_count":1},{"year":2013,"cited_by_count":2}],"updated_date":"2024-12-16T15:52:35.100182","created_date":"2016-06-24"}