乐胖代购免代理版

{"id":"https://openalex.org/W2115061871","doi":"https://doi.org/10.1109/iscas.2007.378629","title":"Sub-1V, Robust and Compact 6T SRAM cell in Double Gate MOS technology","display_name":"Sub-1V, Robust and Compact 6T SRAM cell in Double Gate MOS technology","publication_year":2007,"publication_date":"2007-05-01","ids":{"openalex":"https://openalex.org/W2115061871","doi":"https://doi.org/10.1109/iscas.2007.378629","mag":"2115061871"},"language":"en","primary_location":{"is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2007.378629","pdf_url":null,"source":{"id":"https://openalex.org/S4363604427","display_name":"1993 IEEE International Symposium on Circuits and Systems","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false},"type":"article","type_crossref":"proceedings-article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5006028572","display_name":"\u039f. Thomas","orcid":"https://orcid.org/0000-0002-0583-9257"},"institutions":[{"id":"https://openalex.org/I106785703","display_name":"Institut polytechnique de Grenoble","ror":"https://ror.org/05sbt2524","country_code":"FR","type":"education","lineage":["https://openalex.org/I106785703","https://openalex.org/I899635006"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Olivier Thomas","raw_affiliation_strings":["Design and integration system division, MINATEC, 17, rue des Martyrs, F38054 Grenoble Cedex, France. Olivier.Thomas@cea.fr"],"affiliations":[{"raw_affiliation_string":"Design and integration system division, MINATEC, 17, rue des Martyrs, F38054 Grenoble Cedex, France. Olivier.Thomas@cea.fr","institution_ids":["https://openalex.org/I106785703"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5044733288","display_name":"Marina Reyboz","orcid":"https://orcid.org/0000-0002-3373-2908"},"institutions":[{"id":"https://openalex.org/I106785703","display_name":"Institut polytechnique de Grenoble","ror":"https://ror.org/05sbt2524","country_code":"FR","type":"education","lineage":["https://openalex.org/I106785703","https://openalex.org/I899635006"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Marina Reyboz","raw_affiliation_strings":["Design and integration system division, MINATEC, 17, rue des Martyrs, F38054 Grenoble Cedex, France. Marina.Reyboz@cea.fr"],"affiliations":[{"raw_affiliation_string":"Design and integration system division, MINATEC, 17, rue des Martyrs, F38054 Grenoble Cedex, France. Marina.Reyboz@cea.fr","institution_ids":["https://openalex.org/I106785703"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5106036198","display_name":"Marc Belleville","orcid":null},"institutions":[{"id":"https://openalex.org/I4210117989","display_name":"Direction de la Recherche Technologique","ror":"https://ror.org/02ggzyd20","country_code":"FR","type":"government","lineage":["https://openalex.org/I2738703131","https://openalex.org/I4210117989"]},{"id":"https://openalex.org/I106785703","display_name":"Institut polytechnique de Grenoble","ror":"https://ror.org/05sbt2524","country_code":"FR","type":"education","lineage":["https://openalex.org/I106785703","https://openalex.org/I899635006"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Marc Belleville","raw_affiliation_strings":["Design and integration system division, MINATEC, 17, rue des Martyrs, F38054 Grenoble Cedex, France. Marc.Belleville@cea.fr"],"affiliations":[{"raw_affiliation_string":"Design and integration system division, MINATEC, 17, rue des Martyrs, F38054 Grenoble Cedex, France. Marc.Belleville@cea.fr","institution_ids":["https://openalex.org/I4210117989","https://openalex.org/I106785703"]}]}],"institution_assertions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":8.576,"has_fulltext":true,"fulltext_origin":"ngrams","cited_by_count":35,"citation_normalized_percentile":{"value":0.921766,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":91,"max":92},"biblio":{"volume":null,"issue":null,"first_page":"2778","last_page":"2781"},"is_retracted":false,"is_paratext":false,"primary_topic":{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9999,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9999,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[],"concepts":[{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.7933153},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.71918166},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.46341556},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.42558053},{"id":"https://openalex.org/C195370968","wikidata":"https://www.wikidata.org/wiki/Q1754002","display_name":"Threshold voltage","level":4,"score":0.42230013},{"id":"https://openalex.org/C33676613","wikidata":"https://www.wikidata.org/wiki/Q13415176","display_name":"Dimension (graph theory)","level":2,"score":0.41660264},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.39861813},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.39797452},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.36819184},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.34232372},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2092348},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0792056},{"id":"https://openalex.org/C202444582","wikidata":"https://www.wikidata.org/wiki/Q837863","display_name":"Pure mathematics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2007.378629","pdf_url":null,"source":{"id":"https://openalex.org/S4363604427","display_name":"1993 IEEE International Symposium on Circuits and Systems","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.84}],"grants":[],"datasets":[],"versions":[],"referenced_works_count":6,"referenced_works":["https://openalex.org/W1539533361","https://openalex.org/W2002612140","https://openalex.org/W2102535621","https://openalex.org/W2125004922","https://openalex.org/W2339330036","https://openalex.org/W2537621164"],"related_works":["https://openalex.org/W4392590355","https://openalex.org/W4378977321","https://openalex.org/W3151633427","https://openalex.org/W3024050170","https://openalex.org/W2793465010","https://openalex.org/W2588941787","https://openalex.org/W2212894501","https://openalex.org/W2109451123","https://openalex.org/W2071775671","https://openalex.org/W1976168335"],"abstract_inverted_index":{"This":[0],"paper":[1],"proposes":[2],"a":[3,21,44,73],"sub-1V,":[4],"robust":[5],"and":[6,34],"compact":[7],"SRAM":[8,18],"cell":[9,19,24,55,65,70],"in":[10],"double":[11],"gate":[12,36],"MOS":[13],"(DGMOS)":[14],"technology.":[15],"The":[16],"presented":[17],"is":[20,71],"six":[22],"transistors":[23],"characterized":[25],"by":[26],"two":[27],"word":[28],"lines":[29],"connected":[30],"to":[31,62],"the":[32,63,67],"front":[33],"back":[35],"of":[37],"each":[38],"access":[39],"transistors,":[40],"respectively.":[41],"Simulations,":[42],"using":[43],"32nm":[45],"low":[46,77],"operating":[47],"power":[48],"DGMOS":[49],"predictive":[50],"model,":[51],"show":[52],"excellent":[53,64],"read/write":[54],"stability":[56],"at":[57],"minimal":[58],"transistor":[59],"dimension.":[60],"Thanks":[61],"stability,":[66],"proposed":[68],"6T-2WL":[69],"also":[72],"good":[74],"candidate":[75],"for":[76],"voltage":[78],"applications.":[79]},"cited_by_api_url":"https://api.openalex.org/works?filter=cites:W2115061871","counts_by_year":[{"year":2023,"cited_by_count":1},{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":2},{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":4},{"year":2013,"cited_by_count":1}],"updated_date":"2024-12-09T13:38:36.961939","created_date":"2016-06-24"}