乐胖代购免代理版

{"id":"https://openalex.org/W1528421543","doi":"https://doi.org/10.1109/iscas.2003.1205899","title":"An innovative scheduling scheme for high-speed network processors","display_name":"An innovative scheduling scheme for high-speed network processors","publication_year":2003,"publication_date":"2003-10-15","ids":{"openalex":"https://openalex.org/W1528421543","doi":"https://doi.org/10.1109/iscas.2003.1205899","mag":"1528421543"},"language":"en","primary_location":{"is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2003.1205899","pdf_url":null,"source":null,"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false},"type":"article","type_crossref":"proceedings-article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5032739499","display_name":"Ioannis Papaefstathiou","orcid":"https://orcid.org/0000-0001-6386-5616"},"institutions":[{"id":"https://openalex.org/I4210127348","display_name":"FORTH Institute of Electronic Structure and Laser","ror":"https://ror.org/02a3mhk13","country_code":"GR","type":"facility","lineage":["https://openalex.org/I4210127348","https://openalex.org/I8901234"]},{"id":"https://openalex.org/I4210121775","display_name":"FORTH Institute of Computer Science","ror":"https://ror.org/02tf48g55","country_code":"GR","type":"facility","lineage":["https://openalex.org/I4210121775","https://openalex.org/I8901234"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"I. Papaefstathiou","raw_affiliation_strings":["ICS-FORTH, Heraklio, Crete, Greece"],"affiliations":[{"raw_affiliation_string":"ICS-FORTH, Heraklio, Crete, Greece","institution_ids":["https://openalex.org/I4210127348","https://openalex.org/I4210121775"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5008700225","display_name":"Helen C. Leligou","orcid":"https://orcid.org/0000-0002-1489-1495"},"institutions":[{"id":"https://openalex.org/I174458059","display_name":"National Technical University of Athens","ror":"https://ror.org/03cx6bg69","country_code":"GR","type":"funder","lineage":["https://openalex.org/I174458059"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"H.-C. Leligou","raw_affiliation_strings":["National Technical Telecom Laboratory, University of Athens (NKUA), Athens, Greece","National Technical University of Athens, Telecom Lab, Athens, Greece"],"affiliations":[{"raw_affiliation_string":"National Technical University of Athens, Telecom Lab, Athens, Greece","institution_ids":["https://openalex.org/I174458059"]},{"raw_affiliation_string":"National Technical Telecom Laboratory, University of Athens (NKUA), Athens, Greece","institution_ids":["https://openalex.org/I174458059"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5001630802","display_name":"\u202aTheofanis Orphanoudakis\u202c","orcid":"https://orcid.org/0000-0003-2944-1486"},"institutions":[{"id":"https://openalex.org/I4210122618","display_name":"Ellemedia Technologies (Greece)","ror":"https://ror.org/02c1kz490","country_code":"GR","type":"company","lineage":["https://openalex.org/I4210122618"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"T. Orphanoudakis","raw_affiliation_strings":["Ellemedia Technologies, Athens, Greece"],"affiliations":[{"raw_affiliation_string":"Ellemedia Technologies, Athens, Greece","institution_ids":["https://openalex.org/I4210122618"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5055270120","display_name":"George Kornaros","orcid":"https://orcid.org/0000-0002-2371-0633"},"institutions":[{"id":"https://openalex.org/I4210122618","display_name":"Ellemedia Technologies (Greece)","ror":"https://ror.org/02c1kz490","country_code":"GR","type":"company","lineage":["https://openalex.org/I4210122618"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"G. Kornaros","raw_affiliation_strings":["Ellemedia Technologies, Athens, Greece"],"affiliations":[{"raw_affiliation_string":"Ellemedia Technologies, Athens, Greece","institution_ids":["https://openalex.org/I4210122618"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5110212836","display_name":"N. Zervos","orcid":null},"institutions":[{"id":"https://openalex.org/I4210122618","display_name":"Ellemedia Technologies (Greece)","ror":"https://ror.org/02c1kz490","country_code":"GR","type":"company","lineage":["https://openalex.org/I4210122618"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"N. Zervos","raw_affiliation_strings":["Ellemedia Technologies, Athens, Greece"],"affiliations":[{"raw_affiliation_string":"Ellemedia Technologies, Athens, Greece","institution_ids":["https://openalex.org/I4210122618"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5068698792","display_name":"G. Konstantoulakis","orcid":null},"institutions":[{"id":"https://openalex.org/I4210137761","display_name":"Inaccess (Greece)","ror":"https://ror.org/03wyknn52","country_code":"GR","type":"company","lineage":["https://openalex.org/I4210137761"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"G. Konstantoulakis","raw_affiliation_strings":["InAccess Networks, Athens, Greece"],"affiliations":[{"raw_affiliation_string":"InAccess Networks, Athens, Greece","institution_ids":["https://openalex.org/I4210137761"]}]}],"institution_assertions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.947,"has_fulltext":true,"fulltext_origin":"ngrams","cited_by_count":6,"citation_normalized_percentile":{"value":0.545252,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":76,"max":77},"biblio":{"volume":null,"issue":null,"first_page":null,"last_page":null},"is_retracted":false,"is_paratext":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9997,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9997,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10933","display_name":"Real-Time Systems Scheduling","score":0.999,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9974,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/processor-scheduling","display_name":"Processor scheduling","score":0.5459345}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.79533124},{"id":"https://openalex.org/C206729178","wikidata":"https://www.wikidata.org/wiki/Q2271896","display_name":"Scheduling (production processes)","level":2,"score":0.6029071},{"id":"https://openalex.org/C77618280","wikidata":"https://www.wikidata.org/wiki/Q1155772","display_name":"Scheme (mathematics)","level":2,"score":0.5486617},{"id":"https://openalex.org/C2984822820","wikidata":"https://www.wikidata.org/wiki/Q1123036","display_name":"Processor scheduling","level":3,"score":0.5459345},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5265748},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.39758205},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.35299945},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.26672846},{"id":"https://openalex.org/C126255220","wikidata":"https://www.wikidata.org/wiki/Q141495","display_name":"Mathematical optimization","level":1,"score":0.086493075},{"id":"https://openalex.org/C206345919","wikidata":"https://www.wikidata.org/wiki/Q20380951","display_name":"Resource (disambiguation)","level":2,"score":0.076375544},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2003.1205899","pdf_url":null,"source":null,"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.56,"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9"}],"grants":[],"datasets":[],"versions":[],"referenced_works_count":14,"referenced_works":["https://openalex.org/W1777842159","https://openalex.org/W1920033171","https://openalex.org/W2087554434","https://openalex.org/W2097831241","https://openalex.org/W2112993906","https://openalex.org/W2123923802","https://openalex.org/W2123948546","https://openalex.org/W2131069932","https://openalex.org/W2150394261","https://openalex.org/W2156530904","https://openalex.org/W2166395962","https://openalex.org/W2169625245","https://openalex.org/W4255752970","https://openalex.org/W4285719527"],"related_works":["https://openalex.org/W3140149227","https://openalex.org/W2434525066","https://openalex.org/W2352941988","https://openalex.org/W2130555437","https://openalex.org/W2128410848","https://openalex.org/W2126232624","https://openalex.org/W2118368532","https://openalex.org/W2102390841","https://openalex.org/W2101285930","https://openalex.org/W1809394610"],"abstract_inverted_index":{"In":[0],"this":[1],"paper,":[2],"we":[3,96],"describe":[4,97],"the":[5,8,21,26,43,55,74,85,92,102,116,130,133,141],"architecture":[6,108,113],"of":[7,28,45,52,73,91,109,132],"scheduling":[9,24],"components":[10,135,142],"integrated":[11],"in":[12,25,37],"a":[13,29,59,110],"novel":[14,111],"programmable":[15],"processor":[16,112],"architecture.":[17],"The":[18,107],"paper":[19],"explores":[20],"requirements":[22],"for":[23,33,64,81],"environment":[27],"network":[30,82],"processor,":[31],"designed":[32],"efficient":[34],"protocol":[35],"processing":[36,83],"high-speed":[38],"networking.":[39],"We":[40],"focus":[41],"on":[42,54],"implementation":[44],"services":[46],"with":[47],"weighted":[48],"priorities":[49],"and":[50,89,100,123,136,144],"shaping":[51],"traffic":[53],"transmission":[56],"path":[57],"as":[58,126],"means":[60],"to":[61,128],"support":[62],"QoS":[63],"real":[65],"time":[66],"applications.":[67],"Taking":[68],"into":[69],"account":[70],"that":[71,139],"one":[72],"main":[75],"problems":[76],"when":[77],"designing":[78],"hardware":[79],"devices":[80],"is":[84,121,124],"relatively":[86],"low":[87],"throughput":[88],"capacity":[90],"memories":[93],"(mainly":[94],"off-chip)":[95],"design":[98,143],"alternatives":[99],"analyze":[101],"performance":[103],"vs.":[104],"cost":[105],"trade-offs.":[106],"developed":[114],"by":[115],"Protocol":[117],"Processor":[118],"Project":[119],"(PRO3)":[120],"described":[122],"used":[125],"reference":[127],"explore":[129],"intricacies":[131],"scheduler":[134],"identify":[137],"parameters":[138],"affect":[140],"performance.":[145]},"abstract_inverted_index_v3":null,"cited_by_api_url":"https://api.openalex.org/works?filter=cites:W1528421543","counts_by_year":[],"updated_date":"2025-04-18T15:53:40.215542","created_date":"2016-06-24"}