乐胖代购免代理版

{"id":"https://openalex.org/W2157176638","doi":"https://doi.org/10.1109/iscas.2001.922184","title":"An 8-Bit, 100-MHz low glitch interpolation DAC","display_name":"An 8-Bit, 100-MHz low glitch interpolation DAC","publication_year":2002,"publication_date":"2002-11-13","ids":{"openalex":"https://openalex.org/W2157176638","doi":"https://doi.org/10.1109/iscas.2001.922184","mag":"2157176638"},"language":"en","primary_location":{"is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2001.922184","pdf_url":null,"source":null,"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false},"type":"article","type_crossref":"proceedings-article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5061838012","display_name":"Yijun Zhou","orcid":"https://orcid.org/0000-0001-9593-4655"},"institutions":[{"id":"https://openalex.org/I187531555","display_name":"Lund University","ror":"https://ror.org/012a77v79","country_code":"SE","type":"education","lineage":["https://openalex.org/I187531555"]}],"countries":["SE"],"is_corresponding":false,"raw_author_name":"None Yijun Zhou","raw_affiliation_strings":["Competence Center for Circuit Design Department of Electroscience, Lund University, Lund, Sweden"],"affiliations":[{"raw_affiliation_string":"Competence Center for Circuit Design Department of Electroscience, Lund University, Lund, Sweden","institution_ids":["https://openalex.org/I187531555"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5032973320","display_name":"Jiren Yuan","orcid":"https://orcid.org/0000-0002-1136-7559"},"institutions":[{"id":"https://openalex.org/I187531555","display_name":"Lund University","ror":"https://ror.org/012a77v79","country_code":"SE","type":"education","lineage":["https://openalex.org/I187531555"]}],"countries":["SE"],"is_corresponding":false,"raw_author_name":"None Jiren Yuan","raw_affiliation_strings":["Competence Center for Circuit Design Department of Electroscience, Lund University, Lund, Sweden"],"affiliations":[{"raw_affiliation_string":"Competence Center for Circuit Design Department of Electroscience, Lund University, Lund, Sweden","institution_ids":["https://openalex.org/I187531555"]}]}],"institution_assertions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":1.132,"has_fulltext":true,"fulltext_origin":"ngrams","cited_by_count":14,"citation_normalized_percentile":{"value":0.883723,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":82,"max":83},"biblio":{"volume":null,"issue":null,"first_page":null,"last_page":null},"is_retracted":false,"is_paratext":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9991,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9983,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/glitch","display_name":"Glitch","score":0.9667168},{"id":"https://openalex.org/keywords/digital-to-analog-converter","display_name":"Digital-to-analog converter","score":0.7058345},{"id":"https://openalex.org/keywords/interpolation","display_name":"Interpolation","score":0.5786807},{"id":"https://openalex.org/keywords/reconstruction-filter","display_name":"Reconstruction filter","score":0.56789005},{"id":"https://openalex.org/keywords/12-bit","display_name":"12-bit","score":0.48981497},{"id":"https://openalex.org/keywords/8-bit","display_name":"8-bit","score":0.45812047}],"concepts":[{"id":"https://openalex.org/C191287063","wikidata":"https://www.wikidata.org/wiki/Q543281","display_name":"Glitch","level":3,"score":0.9667168},{"id":"https://openalex.org/C2779879419","wikidata":"https://www.wikidata.org/wiki/Q210863","display_name":"Digital-to-analog converter","level":3,"score":0.7058345},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.6487671},{"id":"https://openalex.org/C137800194","wikidata":"https://www.wikidata.org/wiki/Q11713455","display_name":"Interpolation (computer graphics)","level":3,"score":0.5786807},{"id":"https://openalex.org/C41578188","wikidata":"https://www.wikidata.org/wiki/Q2142395","display_name":"Reconstruction filter","level":5,"score":0.56789005},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.54082227},{"id":"https://openalex.org/C2776310492","wikidata":"https://www.wikidata.org/wiki/Q3271420","display_name":"12-bit","level":3,"score":0.48981497},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.47625184},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.46153367},{"id":"https://openalex.org/C187919765","wikidata":"https://www.wikidata.org/wiki/Q270159","display_name":"8-bit","level":2,"score":0.45812047},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.4234266},{"id":"https://openalex.org/C106131492","wikidata":"https://www.wikidata.org/wiki/Q3072260","display_name":"Filter (signal processing)","level":2,"score":0.41546455},{"id":"https://openalex.org/C36390408","wikidata":"https://www.wikidata.org/wiki/Q1163067","display_name":"Digital filter","level":3,"score":0.33110097},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.31177074},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.23549676},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0971553},{"id":"https://openalex.org/C126042441","wikidata":"https://www.wikidata.org/wiki/Q1324888","display_name":"Frame (networking)","level":2,"score":0.0},{"id":"https://openalex.org/C76826599","wikidata":"https://www.wikidata.org/wiki/Q1248611","display_name":"Root-raised-cosine filter","level":4,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2001.922184","pdf_url":null,"source":null,"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.8,"display_name":"Affordable and clean energy"}],"grants":[],"datasets":[],"versions":[],"referenced_works_count":9,"referenced_works":["https://openalex.org/W1902961737","https://openalex.org/W1979463694","https://openalex.org/W2002579833","https://openalex.org/W2096548483","https://openalex.org/W2099679337","https://openalex.org/W2127143898","https://openalex.org/W2134262089","https://openalex.org/W2148039670","https://openalex.org/W2152292589"],"related_works":["https://openalex.org/W3139787692","https://openalex.org/W2515950756","https://openalex.org/W2269264901","https://openalex.org/W2161461051","https://openalex.org/W2157176638","https://openalex.org/W2099679337","https://openalex.org/W2076001147","https://openalex.org/W2028124978","https://openalex.org/W2016075358","https://openalex.org/W1990073005"],"abstract_inverted_index":{"This":[0],"paper":[1],"describes":[2],"an":[3],"8-Bit,":[4],"100-MHz":[5],"current":[6],"steering":[7],"CMOS":[8,72],"low":[9,52],"glitch":[10,53],"interpolation":[11],"digital":[12,54,71],"to":[13,36,55],"analog":[14,46,56],"converter":[15],"(DAC).":[16],"It":[17],"includes":[18],"a":[19,65],"16-tap":[20],"voltage":[21],"controlled":[22],"delay":[23],"line":[24],"and":[25,51],"8-Bit":[26],"based":[27],"linear":[28,40],"interpolators,":[29],"making":[30],"the":[31,39,42,45],"effective":[32],"clock":[33],"rate":[34],"up":[35],"1.6-GHz.":[37],"With":[38],"interpolation,":[41],"requirement":[43],"on":[44],"reconstruction":[47],"filter":[48],"is":[49,58,62],"relaxed,":[50],"conversion":[57],"achieved.":[59],"The":[60],"chip":[61],"fabricated":[63],"with":[64],"3.3":[66],"V,":[67],"0.35":[68],"/spl":[69],"mu/m":[70],"process.":[73]},"cited_by_api_url":"https://api.openalex.org/works?filter=cites:W2157176638","counts_by_year":[{"year":2022,"cited_by_count":1},{"year":2013,"cited_by_count":1}],"updated_date":"2024-12-29T11:24:18.084276","created_date":"2016-06-24"}