乐胖代购免代理版

{"id":"https://openalex.org/W2158753855","doi":"https://doi.org/10.1109/iscas.2000.856416","title":"A timing-driven pseudo-exhaustive testing of VLSI circuits","display_name":"A timing-driven pseudo-exhaustive testing of VLSI circuits","publication_year":2002,"publication_date":"2002-11-07","ids":{"openalex":"https://openalex.org/W2158753855","doi":"https://doi.org/10.1109/iscas.2000.856416","mag":"2158753855"},"language":"en","primary_location":{"is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2000.856416","pdf_url":null,"source":null,"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false},"type":"article","type_crossref":"proceedings-article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"https://tkuir.lib.tku.edu.tw/dspace/bitstream/987654321/60771/1/A+timing+driven+pseudo+exhaustive+testing+for+VLSI+circuits.pdf","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5089159973","display_name":"Shi\u2010Chung Chang","orcid":"https://orcid.org/0000-0001-7595-2485"},"institutions":[{"id":"https://openalex.org/I148099254","display_name":"National Chung Cheng University","ror":"https://ror.org/0028v3876","country_code":"TW","type":"education","lineage":["https://openalex.org/I148099254"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"S.C. Chang","raw_affiliation_strings":["Department of Computer Science and Information Engineering, National Chung Cheng University, Chiayi, Taiwan"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science and Information Engineering, National Chung Cheng University, Chiayi, Taiwan","institution_ids":["https://openalex.org/I148099254"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5053876090","display_name":"Jiann-Chyi Rau","orcid":null},"institutions":[{"id":"https://openalex.org/I148099254","display_name":"National Chung Cheng University","ror":"https://ror.org/0028v3876","country_code":"TW","type":"education","lineage":["https://openalex.org/I148099254"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"J.C. Rau","raw_affiliation_strings":["Department of Computer Science and Information Engineering, National Chung Cheng University, Chiayi, Taiwan"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science and Information Engineering, National Chung Cheng University, Chiayi, Taiwan","institution_ids":["https://openalex.org/I148099254"]}]}],"institution_assertions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.374,"has_fulltext":true,"fulltext_origin":"ngrams","cited_by_count":2,"citation_normalized_percentile":{"value":0.236713,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":64,"max":68},"biblio":{"volume":null,"issue":null,"first_page":null,"last_page":null},"is_retracted":false,"is_paratext":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9992,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.999,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[],"concepts":[{"id":"https://openalex.org/C77553402","wikidata":"https://www.wikidata.org/wiki/Q13222579","display_name":"Upper and lower bounds","level":2,"score":0.7561798},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.71037585},{"id":"https://openalex.org/C173801870","wikidata":"https://www.wikidata.org/wiki/Q201413","display_name":"Heuristic","level":2,"score":0.6851561},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.67810655},{"id":"https://openalex.org/C62611344","wikidata":"https://www.wikidata.org/wiki/Q1062658","display_name":"Node (physics)","level":2,"score":0.6434168},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.5108366},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.41848987},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.2481735},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.1290637},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.07296899},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0},{"id":"https://openalex.org/C66938386","wikidata":"https://www.wikidata.org/wiki/Q633538","display_name":"Structural engineering","level":1,"score":0.0},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.0},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2000.856416","pdf_url":null,"source":null,"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false},{"is_oa":true,"landing_page_url":"https://tkuir.lib.tku.edu.tw/dspace/handle/987654321/60771","pdf_url":"https://tkuir.lib.tku.edu.tw/dspace/bitstream/987654321/60771/1/A+timing+driven+pseudo+exhaustive+testing+for+VLSI+circuits.pdf","source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true}],"best_oa_location":{"is_oa":true,"landing_page_url":"https://tkuir.lib.tku.edu.tw/dspace/handle/987654321/60771","pdf_url":"https://tkuir.lib.tku.edu.tw/dspace/bitstream/987654321/60771/1/A+timing+driven+pseudo+exhaustive+testing+for+VLSI+circuits.pdf","source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true},"sustainable_development_goals":[],"grants":[],"datasets":[],"versions":[],"referenced_works_count":14,"referenced_works":["https://openalex.org/W1519532587","https://openalex.org/W1845462324","https://openalex.org/W1964119857","https://openalex.org/W1966833457","https://openalex.org/W1982181688","https://openalex.org/W1991650763","https://openalex.org/W2043949919","https://openalex.org/W2057084070","https://openalex.org/W2105715355","https://openalex.org/W2129183345","https://openalex.org/W2137636909","https://openalex.org/W2158377886","https://openalex.org/W260727648","https://openalex.org/W4230976363"],"related_works":["https://openalex.org/W817174743","https://openalex.org/W4283025278","https://openalex.org/W4254559750","https://openalex.org/W3016208414","https://openalex.org/W2998315020","https://openalex.org/W2411838016","https://openalex.org/W2104790384","https://openalex.org/W2082432309","https://openalex.org/W2050492524","https://openalex.org/W1976665945"],"abstract_inverted_index":{"The":[0],"object":[1],"of":[2,11,82],"this":[3],"paper":[4],"is":[5,67],"to":[6,59,70,103],"reduce":[7],"the":[8,31,44,64,71,80,91,94,104],"delay":[9,25,34,66,95],"penalty":[10],"bypass":[12],"storage":[13],"cell":[14],"(bsc)":[15],"insertion":[16,55],"for":[17,35],"pseudo-exhaustive":[18],"testing.":[19],"We":[20],"first":[21],"propose":[22,52],"a":[23,53],"tight":[24],"lower":[26,45,72,96],"bound":[27,46,73],"algorithm":[28,47],"which":[29,57],"estimates":[30],"minimum":[32],"circuit":[33],"each":[36],"node":[37],"after":[38],"bsc":[39,54],"insertion.":[40],"By":[41],"understanding":[42],"how":[43],"loses":[48],"optimality,":[49],"we":[50],"can":[51],"heuristic":[56,84],"tries":[58],"insert":[60],"bscs":[61],"so":[62],"that":[63,79],"final":[65],"as":[68,74,93],"close":[69,102],"possible.":[75],"Our":[76],"experiments":[77],"show":[78],"results":[81],"our":[83],"are":[85,90,100],"either":[86],"optimal":[87,105],"because":[88],"they":[89,99],"same":[92],"bounds":[97],"or":[98],"very":[101],"solutions.":[106]},"abstract_inverted_index_v3":null,"cited_by_api_url":"https://api.openalex.org/works?filter=cites:W2158753855","counts_by_year":[],"updated_date":"2025-04-19T19:05:44.958882","created_date":"2016-06-24"}