乐胖代购免代理版

{"id":"https://openalex.org/W2171519273","doi":"https://doi.org/10.1109/iscas.2000.856287","title":"A coprocessor architecture implementing the MPEG-4 visual core profile for mobile multimedia applications","display_name":"A coprocessor architecture implementing the MPEG-4 visual core profile for mobile multimedia applications","publication_year":2002,"publication_date":"2002-11-07","ids":{"openalex":"https://openalex.org/W2171519273","doi":"https://doi.org/10.1109/iscas.2000.856287","mag":"2171519273"},"language":"en","primary_location":{"is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2000.856287","pdf_url":null,"source":null,"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false},"type":"article","type_crossref":"proceedings-article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5018221262","display_name":"Andreas Hutter","orcid":"https://orcid.org/0000-0002-5682-2009"},"institutions":[{"id":"https://openalex.org/I1325886976","display_name":"Siemens (Germany)","ror":"https://ror.org/059mq0909","country_code":"DE","type":"funder","lineage":["https://openalex.org/I1325886976"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"A. Hutter","raw_affiliation_strings":["Siemens AG, Corporate Technology, Munich, Germany"],"affiliations":[{"raw_affiliation_string":"Siemens AG, Corporate Technology, Munich, Germany","institution_ids":["https://openalex.org/I1325886976"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5017875190","display_name":"Gregor Giebel","orcid":"https://orcid.org/0000-0002-4453-8756"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"G. Giebel","raw_affiliation_strings":[],"affiliations":[]},{"author_position":"last","author":{"id":"https://openalex.org/A5005732789","display_name":"Walter Stechele","orcid":"https://orcid.org/0000-0002-7455-8483"},"institutions":[{"id":"https://openalex.org/I4210124274","display_name":"Fraunhofer Institute for Integrated Circuits","ror":"https://ror.org/024ape423","country_code":"DE","type":"facility","lineage":["https://openalex.org/I4210124274","https://openalex.org/I4923324"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"W. Stechele","raw_affiliation_strings":["Institute for Integrated Circuits, Technical University Munich, Munich, Germany"],"affiliations":[{"raw_affiliation_string":"Institute for Integrated Circuits, Technical University Munich, Munich, Germany","institution_ids":["https://openalex.org/I4210124274"]}]}],"institution_assertions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.218558,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":57,"max":64},"biblio":{"volume":null,"issue":null,"first_page":null,"last_page":null},"is_retracted":false,"is_paratext":false,"primary_topic":{"id":"https://openalex.org/T10741","display_name":"Video Coding and Compression Technologies","score":0.999,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10741","display_name":"Video Coding and Compression Technologies","score":0.999,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10901","display_name":"Advanced Data Compression Techniques","score":0.9939,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10531","display_name":"Advanced Vision and Imaging","score":0.9857,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/coprocessor","display_name":"Coprocessor","score":0.9136831}],"concepts":[{"id":"https://openalex.org/C86111242","wikidata":"https://www.wikidata.org/wiki/Q859595","display_name":"Coprocessor","level":2,"score":0.9136831},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.83576035},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.60085595},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.54003114},{"id":"https://openalex.org/C126298526","wikidata":"https://www.wikidata.org/wiki/Q189376","display_name":"Reduced instruction set computing","level":3,"score":0.4817636},{"id":"https://openalex.org/C49774154","wikidata":"https://www.wikidata.org/wiki/Q131765","display_name":"Multimedia","level":1,"score":0.47608343},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.4538315},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.41362426},{"id":"https://openalex.org/C202491316","wikidata":"https://www.wikidata.org/wiki/Q272683","display_name":"Instruction set","level":2,"score":0.32890657},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.26321527},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2000.856287","pdf_url":null,"source":null,"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.4,"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure"}],"grants":[],"datasets":[],"versions":[],"referenced_works_count":5,"referenced_works":["https://openalex.org/W1513625879","https://openalex.org/W1576703464","https://openalex.org/W1682189154","https://openalex.org/W2124514467","https://openalex.org/W2295552138"],"related_works":["https://openalex.org/W4391183586","https://openalex.org/W4385730960","https://openalex.org/W4383066258","https://openalex.org/W4376881175","https://openalex.org/W4320058182","https://openalex.org/W4310584696","https://openalex.org/W2538644970","https://openalex.org/W2377395201","https://openalex.org/W2132643331","https://openalex.org/W1557455719"],"abstract_inverted_index":{"This":[0],"paper":[1],"describes":[2],"a":[3,44],"new":[4],"VLSI":[5],"coprocessor":[6,57],"architecture":[7,74],"implementing":[8],"the":[9,24,29,32,62,65,70,76,86,90],"MPEG-4":[10],"visual":[11],"core":[12,46],"profile":[13],"for":[14,64],"advanced":[15],"mobile":[16,33],"multimedia":[17,34],"terminals":[18],"and":[19,27,48,82,88],"applications.":[20],"An":[21],"analysis":[22],"of":[23,28,75],"algorithmic":[25],"requirements":[26],"constraints":[30],"in":[31,69,80],"applications":[35],"field":[36],"leads":[37],"to":[38],"an":[39],"architectural":[40],"approach":[41],"based":[42],"on":[43,55],"RISC":[45],"processor":[47],"programmable":[49],"yet":[50],"specialized":[51],"coprocessors.":[52],"We":[53],"focus":[54],"one":[56],"called":[58],"MacroBlockEngine":[59,77],"which":[60],"supports":[61],"tools":[63],"texture":[66],"processing":[67],"part":[68],"coding":[71],"algorithm.":[72],"The":[73],"is":[78],"presented":[79],"detail":[81],"experimental":[83],"results":[84],"from":[85,89],"simulations":[87],"hardware":[91],"synthesis":[92],"are":[93],"given.":[94]},"abstract_inverted_index_v3":null,"cited_by_api_url":"https://api.openalex.org/works?filter=cites:W2171519273","counts_by_year":[],"updated_date":"2025-04-18T05:25:31.104031","created_date":"2016-06-24"}