{"id":"https://openalex.org/W1566303629","doi":"https://doi.org/10.1109/iscas.1994.409366","title":"A comparison of first and second-generation switched-current cells","display_name":"A comparison of first and second-generation switched-current cells","publication_year":2002,"publication_date":"2002-12-17","ids":{"openalex":"https://openalex.org/W1566303629","doi":"https://doi.org/10.1109/iscas.1994.409366","mag":"1566303629"},"language":"en","primary_location":{"is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.1994.409366","pdf_url":null,"source":null,"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false},"type":"article","type_crossref":"proceedings-article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5016213695","display_name":"P.M. Sinn","orcid":null},"institutions":[{"id":"https://openalex.org/I153908563","display_name":"Nortel (Canada)","ror":"https://ror.org/03rz4pm90","country_code":"CA","type":"company","lineage":["https://openalex.org/I153908563"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"P.M. Sinn","raw_affiliation_strings":["Northern Telecom Limited, Nepean, ONT, Canada"],"affiliations":[{"raw_affiliation_string":"Northern Telecom Limited, Nepean, ONT, Canada","institution_ids":["https://openalex.org/I153908563"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5083312864","display_name":"Gordon W. Roberts","orcid":"https://orcid.org/0000-0002-4880-0272"},"institutions":[{"id":"https://openalex.org/I5023651","display_name":"McGill University","ror":"https://ror.org/01pxwe438","country_code":"CA","type":"education","lineage":["https://openalex.org/I5023651"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"G.W. Roberts","raw_affiliation_strings":["Microelectronics and Computer Systems Laboratory, Department of Electrical Engineering, McGill University, Montreal, Canada"],"affiliations":[{"raw_affiliation_string":"Microelectronics and Computer Systems Laboratory, Department of Electrical Engineering, McGill University, Montreal, Canada","institution_ids":["https://openalex.org/I5023651"]}]}],"institution_assertions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":3.019,"has_fulltext":true,"fulltext_origin":"ngrams","cited_by_count":23,"citation_normalized_percentile":{"value":0.664037,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":86,"max":87},"biblio":{"volume":null,"issue":null,"first_page":null,"last_page":null},"is_retracted":false,"is_paratext":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9991,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9991,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9935,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9934,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/memory-cell","display_name":"Memory cell","score":0.55076146},{"id":"https://openalex.org/keywords/transient","display_name":"Transient (computer programming)","score":0.4957765}],"concepts":[{"id":"https://openalex.org/C21200559","wikidata":"https://www.wikidata.org/wiki/Q7451068","display_name":"Sensitivity (control systems)","level":2,"score":0.62501013},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.6211469},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.605476},{"id":"https://openalex.org/C2776638159","wikidata":"https://www.wikidata.org/wiki/Q18343761","display_name":"Memory cell","level":4,"score":0.55076146},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.52322334},{"id":"https://openalex.org/C2780799671","wikidata":"https://www.wikidata.org/wiki/Q17087362","display_name":"Transient (computer programming)","level":2,"score":0.4957765},{"id":"https://openalex.org/C158622935","wikidata":"https://www.wikidata.org/wiki/Q660848","display_name":"Nonlinear system","level":2,"score":0.4545048},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.45208564},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.4354865},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.30162615},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.20183873},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.15307242},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.14654383},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.09976816},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.1994.409366","pdf_url":null,"source":null,"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false}],"best_oa_location":null,"sustainable_development_goals":[],"grants":[],"datasets":[],"versions":[],"referenced_works_count":6,"referenced_works":["https://openalex.org/W1745094330","https://openalex.org/W1977320072","https://openalex.org/W2056326707","https://openalex.org/W2120746393","https://openalex.org/W2123969927","https://openalex.org/W2153793981"],"related_works":["https://openalex.org/W4386230336","https://openalex.org/W4306968100","https://openalex.org/W3204141294","https://openalex.org/W3014521742","https://openalex.org/W2617868873","https://openalex.org/W2389800961","https://openalex.org/W2171986175","https://openalex.org/W2089791793","https://openalex.org/W1995389502","https://openalex.org/W1972492614"],"abstract_inverted_index":{"The":[0],"Switched-Current":[1],"(SI)":[2],"technique":[3],"is":[4,26,100,107],"a":[5,17,86],"circuit":[6,67,81],"method":[7],"that":[8,30,75,103,124],"enables":[9],"analog":[10],"sampled-data":[11],"circuits":[12,32],"to":[13,28,51,109],"be":[14],"realized":[15,34],"with":[16,44],"standard":[18],"digital":[19],"CMOS":[20],"process.":[21],"At":[22],"this":[23,115],"time":[24],"it":[25,99],"fair":[27],"say":[29],"SI":[31],"are":[33,93],"from":[35],"either":[36],"first-":[37],"or":[38],"second-generation":[39,60,111],"type":[40],"current":[41,61],"memory":[42,62,112],"cells,":[43],"the":[45,59,96,104,110],"latter":[46],"cell":[47,63,106],"being":[48],"favored":[49],"owing":[50],"its":[52],"perceived":[53],"better":[54],"sensitivity":[55,97],"behavior.":[56],"Unfortunately,":[57],"however,":[58],"has":[64],"some":[65],"serious":[66],"drawbacks.":[68],"These":[69],"include":[70],"large":[71,77],"internal":[72],"transient":[73],"glitches":[74],"cause":[76],"linear":[78],"and":[79,122],"nonlinear":[80],"errors,":[82],"as":[83],"well,":[84],"requires":[85],"more":[87],"complicated":[88],"circuit.":[89],"When":[90],"all":[91],"factors":[92],"considered":[94],"including":[95],"issue,":[98],"our":[101,120],"opinion":[102],"first-generation":[105],"superior":[108],"cell.":[113],"In":[114],"paper":[116],"we":[117],"shall":[118],"present":[119],"arguments":[121],"experiments":[123],"back":[125],"up":[126],"these":[127],"claims.<":[128],">":[131]},"cited_by_api_url":"https://api.openalex.org/works?filter=cites:W1566303629","counts_by_year":[{"year":2015,"cited_by_count":1}],"updated_date":"2024-12-14T03:59:11.513177","created_date":"2016-06-24"}