乐胖代购免代理版

{"id":"https://openalex.org/W1545614681","doi":"https://doi.org/10.1109/iscas.1994.409304","title":"A case study of mixed-signal integrated circuit testing: an application of current testing using the upper limit and the lower limit","display_name":"A case study of mixed-signal integrated circuit testing: an application of current testing using the upper limit and the lower limit","publication_year":2002,"publication_date":"2002-12-17","ids":{"openalex":"https://openalex.org/W1545614681","doi":"https://doi.org/10.1109/iscas.1994.409304","mag":"1545614681"},"language":"en","primary_location":{"is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.1994.409304","pdf_url":null,"source":null,"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false},"type":"article","type_crossref":"proceedings-article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5085113239","display_name":"Yoshio Miura","orcid":"https://orcid.org/0000-0002-5605-5452"},"institutions":[{"id":"https://openalex.org/I69740276","display_name":"Tokyo Metropolitan University","ror":"https://ror.org/00ws30h19","country_code":"JP","type":"funder","lineage":["https://openalex.org/I69740276"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Y. Miura","raw_affiliation_strings":["Department of Electronics and Information Engineering, Tokyo Metropolitan University, Hachioji, Tokyo, Japan"],"affiliations":[{"raw_affiliation_string":"Department of Electronics and Information Engineering, Tokyo Metropolitan University, Hachioji, Tokyo, Japan","institution_ids":["https://openalex.org/I69740276"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5063252325","display_name":"Sachio Naito","orcid":null},"institutions":[{"id":"https://openalex.org/I69740276","display_name":"Tokyo Metropolitan University","ror":"https://ror.org/00ws30h19","country_code":"JP","type":"funder","lineage":["https://openalex.org/I69740276"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"S. Naito","raw_affiliation_strings":["Department of Electronics and Information Engineering, Tokyo Metropolitan University, Hachioji, Tokyo, Japan"],"affiliations":[{"raw_affiliation_string":"Department of Electronics and Information Engineering, Tokyo Metropolitan University, Hachioji, Tokyo, Japan","institution_ids":["https://openalex.org/I69740276"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5112205805","display_name":"K. Kinoshita","orcid":null},"institutions":[{"id":"https://openalex.org/I98285908","display_name":"Osaka University","ror":"https://ror.org/035t8zc32","country_code":"JP","type":"funder","lineage":["https://openalex.org/I98285908"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"K. Kinoshita","raw_affiliation_strings":["Department of Applied Physics, Osaka University, Suita, Osaka, Japan"],"affiliations":[{"raw_affiliation_string":"Department of Applied Physics, Osaka University, Suita, Osaka, Japan","institution_ids":["https://openalex.org/I98285908"]}]}],"institution_assertions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":1.122,"has_fulltext":true,"fulltext_origin":"ngrams","cited_by_count":11,"citation_normalized_percentile":{"value":0.529556,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":80,"max":81},"biblio":{"volume":null,"issue":null,"first_page":null,"last_page":null},"is_retracted":false,"is_paratext":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9981,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/mixed-signal-integrated-circuit","display_name":"Mixed-signal integrated circuit","score":0.72119224},{"id":"https://openalex.org/keywords/iddq-testing","display_name":"Iddq testing","score":0.57793856},{"id":"https://openalex.org/keywords/application-specific-integrated-circuit","display_name":"Application-specific integrated circuit","score":0.5150006},{"id":"https://openalex.org/keywords/signal","display_name":"SIGNAL (programming language)","score":0.45577386}],"concepts":[{"id":"https://openalex.org/C155745195","wikidata":"https://www.wikidata.org/wiki/Q1164179","display_name":"Comparator","level":3,"score":0.74451375},{"id":"https://openalex.org/C62907940","wikidata":"https://www.wikidata.org/wiki/Q1541329","display_name":"Mixed-signal integrated circuit","level":3,"score":0.72119224},{"id":"https://openalex.org/C151201525","wikidata":"https://www.wikidata.org/wiki/Q177239","display_name":"Limit (mathematics)","level":2,"score":0.70104015},{"id":"https://openalex.org/C206678392","wikidata":"https://www.wikidata.org/wiki/Q5987815","display_name":"Iddq testing","level":3,"score":0.57793856},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.55035084},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5383753},{"id":"https://openalex.org/C2780328198","wikidata":"https://www.wikidata.org/wiki/Q2054492","display_name":"Partial element equivalent circuit","level":4,"score":0.52141213},{"id":"https://openalex.org/C77390884","wikidata":"https://www.wikidata.org/wiki/Q217302","display_name":"Application-specific integrated circuit","level":2,"score":0.5150006},{"id":"https://openalex.org/C152745839","wikidata":"https://www.wikidata.org/wiki/Q5438153","display_name":"Fault detection and isolation","level":3,"score":0.49872875},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.49816966},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.47795653},{"id":"https://openalex.org/C2779843651","wikidata":"https://www.wikidata.org/wiki/Q7390335","display_name":"SIGNAL (programming language)","level":2,"score":0.45577386},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.43599275},{"id":"https://openalex.org/C81843906","wikidata":"https://www.wikidata.org/wiki/Q173156","display_name":"Digital electronics","level":3,"score":0.42175484},{"id":"https://openalex.org/C174348530","wikidata":"https://www.wikidata.org/wiki/Q188635","display_name":"Bridging (networking)","level":2,"score":0.42019272},{"id":"https://openalex.org/C175551986","wikidata":"https://www.wikidata.org/wiki/Q47089","display_name":"Fault (geology)","level":2,"score":0.41491184},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.28311336},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.27130318},{"id":"https://openalex.org/C23572009","wikidata":"https://www.wikidata.org/wiki/Q964981","display_name":"Equivalent circuit","level":3,"score":0.21684283},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.1800043},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.1316069},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.12037319},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.0},{"id":"https://openalex.org/C172707124","wikidata":"https://www.wikidata.org/wiki/Q423488","display_name":"Actuator","level":2,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C165205528","wikidata":"https://www.wikidata.org/wiki/Q83371","display_name":"Seismology","level":1,"score":0.0},{"id":"https://openalex.org/C127313418","wikidata":"https://www.wikidata.org/wiki/Q1069","display_name":"Geology","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.1994.409304","pdf_url":null,"source":null,"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false}],"best_oa_location":null,"sustainable_development_goals":[],"grants":[],"datasets":[],"versions":[],"referenced_works_count":17,"referenced_works":["https://openalex.org/W135218483","https://openalex.org/W1514016146","https://openalex.org/W1975149792","https://openalex.org/W1996007494","https://openalex.org/W2006097283","https://openalex.org/W2030841740","https://openalex.org/W2110574450","https://openalex.org/W2115729533","https://openalex.org/W2118936977","https://openalex.org/W2124017175","https://openalex.org/W2136522424","https://openalex.org/W2137285106","https://openalex.org/W2143645707","https://openalex.org/W2154418718","https://openalex.org/W2163099126","https://openalex.org/W2941167655","https://openalex.org/W4231684382"],"related_works":["https://openalex.org/W3143368800","https://openalex.org/W2613783142","https://openalex.org/W2392813436","https://openalex.org/W2357284929","https://openalex.org/W2149019934","https://openalex.org/W2115378302","https://openalex.org/W2103949315","https://openalex.org/W1982382766","https://openalex.org/W1917800633","https://openalex.org/W1862020018"],"abstract_inverted_index":{"Many":[0],"recent":[1],"ASICs":[2],"include":[3],"both":[4,49],"analog":[5],"and":[6,53,59,68],"digital":[7],"circuits,":[8,12],"called":[9],"mixed-signal":[10,29],"integral":[11],"to":[13],"realize":[14],"required":[15],"functions":[16],"on":[17,64],"one":[18],"chip.":[19],"The":[20,43,85],"comparator":[21],"circuit":[22,66,73],"is":[23,45],"a":[24,37,72],"principal":[25],"element":[26],"in":[27],"the":[28,50,54,65,77,88,92,97],"integrated":[30],"circuit.":[31],"In":[32],"this":[33],"paper":[34],"we":[35],"discuss":[36],"method":[38,44,95],"for":[39],"testing":[40,47,94],"CMOS":[41],"comparators.":[42],"current":[46,83],"using":[48],"upper":[51],"limit":[52],"lower":[55],"limit.":[56],"Bridging":[57],"faults":[58,61],"break":[60],"are":[62,69],"assumed":[63],"layout":[67],"analyzed":[70],"by":[71,82],"simulator.":[74],"We":[75],"examine":[76],"efficiency":[78],"of":[79,87],"fault":[80,99],"detection":[81],"testing.":[84],"result":[86],"test":[89],"shows":[90],"that":[91],"proposed":[93],"has":[96],"highly":[98],"coverage":[100],"more":[101],"than":[102],"94":[103],"percent.<":[104],">":[107]},"abstract_inverted_index_v3":null,"cited_by_api_url":"https://api.openalex.org/works?filter=cites:W1545614681","counts_by_year":[],"updated_date":"2025-03-18T21:18:52.672605","created_date":"2016-06-24"}