{"id":"https://openalex.org/W2118489519","doi":"https://doi.org/10.1109/ipdps.2008.4536341","title":"Data access optimizations for highly threaded multi-core CPUs with multiple memory controllers","display_name":"Data access optimizations for highly threaded multi-core CPUs with multiple memory controllers","publication_year":2008,"publication_date":"2008-04-01","ids":{"openalex":"https://openalex.org/W2118489519","doi":"https://doi.org/10.1109/ipdps.2008.4536341","mag":"2118489519"},"language":"en","primary_location":{"is_oa":false,"landing_page_url":"https://doi.org/10.1109/ipdps.2008.4536341","pdf_url":null,"source":{"id":"https://openalex.org/S4210174069","display_name":"Proceedings - IEEE International Parallel and Distributed Processing Symposium","issn_l":"1530-2075","issn":["1530-2075"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false},"type":"article","type_crossref":"proceedings-article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5082552227","display_name":"Georg Hager","orcid":"https://orcid.org/0000-0002-8723-2781"},"institutions":[{"id":"https://openalex.org/I4210149747","display_name":"Comprehensive Cancer Center Erlangen","ror":"https://ror.org/05jfz9645","country_code":"DE","type":"healthcare","lineage":["https://openalex.org/I4210149747"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Georg Hager","raw_affiliation_strings":["Regionales Rechenzentrum Erlangen, Erlangen"],"affiliations":[{"raw_affiliation_string":"Regionales Rechenzentrum Erlangen, Erlangen","institution_ids":["https://openalex.org/I4210149747"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5112049374","display_name":"Thomas Zeiser","orcid":null},"institutions":[{"id":"https://openalex.org/I4210149747","display_name":"Comprehensive Cancer Center Erlangen","ror":"https://ror.org/05jfz9645","country_code":"DE","type":"healthcare","lineage":["https://openalex.org/I4210149747"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Thomas Zeiser","raw_affiliation_strings":["Regionales Rechenzentrum Erlangen, Erlangen"],"affiliations":[{"raw_affiliation_string":"Regionales Rechenzentrum Erlangen, Erlangen","institution_ids":["https://openalex.org/I4210149747"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5070209050","display_name":"Gerhard Wellein","orcid":"https://orcid.org/0000-0001-7371-3026"},"institutions":[{"id":"https://openalex.org/I4210149747","display_name":"Comprehensive Cancer Center Erlangen","ror":"https://ror.org/05jfz9645","country_code":"DE","type":"healthcare","lineage":["https://openalex.org/I4210149747"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Gerhard Wellein","raw_affiliation_strings":["Regionales Rechenzentrum Erlangen, Erlangen"],"affiliations":[{"raw_affiliation_string":"Regionales Rechenzentrum Erlangen, Erlangen","institution_ids":["https://openalex.org/I4210149747"]}]}],"institution_assertions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":4.329,"has_fulltext":true,"fulltext_origin":"ngrams","cited_by_count":25,"citation_normalized_percentile":{"value":0.828571,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":90},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"7"},"is_retracted":false,"is_paratext":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.9979,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10772","display_name":"Distributed systems and fault tolerance","score":0.997,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/thrashing","display_name":"Thrashing","score":0.84193355},{"id":"https://openalex.org/keywords/padding","display_name":"Padding","score":0.6021452},{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.58593065},{"id":"https://openalex.org/keywords/aliasing","display_name":"Aliasing","score":0.45068848}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.86472064},{"id":"https://openalex.org/C28362024","wikidata":"https://www.wikidata.org/wiki/Q2067413","display_name":"Thrashing","level":2,"score":0.84193355},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.7270532},{"id":"https://openalex.org/C165435473","wikidata":"https://www.wikidata.org/wiki/Q1509884","display_name":"Padding","level":2,"score":0.6021452},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.58593065},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.46455142},{"id":"https://openalex.org/C4069607","wikidata":"https://www.wikidata.org/wiki/Q868732","display_name":"Aliasing","level":3,"score":0.45068848},{"id":"https://openalex.org/C176649486","wikidata":"https://www.wikidata.org/wiki/Q2308807","display_name":"Memory management","level":3,"score":0.42280602},{"id":"https://openalex.org/C189783530","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"CPU cache","level":3,"score":0.41083568},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.39220703},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.36840925},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.30061725},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.12564579},{"id":"https://openalex.org/C38652104","wikidata":"https://www.wikidata.org/wiki/Q3510521","display_name":"Computer security","level":1,"score":0.0},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.0},{"id":"https://openalex.org/C136536468","wikidata":"https://www.wikidata.org/wiki/Q1225894","display_name":"Undersampling","level":2,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"is_oa":false,"landing_page_url":"https://doi.org/10.1109/ipdps.2008.4536341","pdf_url":null,"source":{"id":"https://openalex.org/S4210174069","display_name":"Proceedings - IEEE International Parallel and Distributed Processing Symposium","issn_l":"1530-2075","issn":["1530-2075"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false},{"is_oa":false,"landing_page_url":"http://arxiv.org/abs/0712.2302","pdf_url":null,"source":{"id":"https://openalex.org/S4306400194","display_name":"arXiv (Cornell University)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I205783295","host_organization_name":"Cornell University","host_organization_lineage":["https://openalex.org/I205783295"],"host_organization_lineage_names":["Cornell University"],"type":"repository"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.61,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"grants":[],"datasets":[],"versions":[],"referenced_works_count":6,"referenced_works":["https://openalex.org/W1503309191","https://openalex.org/W1971876223","https://openalex.org/W1990832096","https://openalex.org/W2000909774","https://openalex.org/W2103877122","https://openalex.org/W4285719527"],"related_works":["https://openalex.org/W4285361447","https://openalex.org/W4241286244","https://openalex.org/W2615375157","https://openalex.org/W2164832447","https://openalex.org/W2092576813","https://openalex.org/W2061382358","https://openalex.org/W2048240658","https://openalex.org/W2026848698","https://openalex.org/W2010128044","https://openalex.org/W1987691231"],"abstract_inverted_index":{"Processor":[0],"and":[1,14,36,66,69,79],"system":[2],"architectures":[3],"that":[4],"feature":[5],"multiple":[6],"memory":[7,44],"controllers":[8],"are":[9,27],"prone":[10],"to":[11,72],"show":[12,70],"bottlenecks":[13,74],"erratic":[15],"performance":[16,62],"numbers":[17],"on":[18],"codes":[19],"with":[20],"regular":[21],"access":[22,45],"patterns.":[23],"Although":[24],"such":[25],"effects":[26],"well":[28],"known":[29],"in":[30,64],"the":[31,49],"form":[32],"of":[33],"cache":[34],"thrashing":[35],"aliasing":[37],"conflicts,":[38],"they":[39],"become":[40],"more":[41],"severe":[42],"when":[43],"is":[46],"involved.":[47],"Using":[48],"new":[50],"Sun":[51],"UltraSPARC":[52],"T2":[53],"processor":[54],"as":[55],"a":[56],"prototypical":[57],"multi-core":[58],"design,":[59],"we":[60],"analyze":[61],"patterns":[63],"low-level":[65],"application":[67],"benchmarks":[68],"ways":[71],"circumvent":[73],"by":[75],"careful":[76],"data":[77],"layout":[78],"padding.":[80]},"cited_by_api_url":"https://api.openalex.org/works?filter=cites:W2118489519","counts_by_year":[{"year":2014,"cited_by_count":1},{"year":2013,"cited_by_count":5},{"year":2012,"cited_by_count":4}],"updated_date":"2024-12-11T06:21:17.055072","created_date":"2016-06-24"}