乐胖代购免代理版

{"id":"https://openalex.org/W1989069668","doi":"https://doi.org/10.1109/iolts.2014.6873675","title":"Cost-efficient of a cluster in a mesh SRAM-based FPGA","display_name":"Cost-efficient of a cluster in a mesh SRAM-based FPGA","publication_year":2014,"publication_date":"2014-07-01","ids":{"openalex":"https://openalex.org/W1989069668","doi":"https://doi.org/10.1109/iolts.2014.6873675","mag":"1989069668"},"language":"en","primary_location":{"is_oa":false,"landing_page_url":"https://doi.org/10.1109/iolts.2014.6873675","pdf_url":null,"source":null,"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false},"type":"preprint","type_crossref":"proceedings-article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5050544831","display_name":"Saif Ur Rehman","orcid":"https://orcid.org/0000-0002-3142-3810"},"institutions":[{"id":"https://openalex.org/I899635006","display_name":"Universit\u00e9 Grenoble Alpes","ror":"https://ror.org/02rx3b187","country_code":"FR","type":"funder","lineage":["https://openalex.org/I899635006"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Saif Ur Rehman","raw_affiliation_strings":["TIMA Lab., Grenoble-Alpes Univ., Grenoble, France"],"affiliations":[{"raw_affiliation_string":"TIMA Lab., Grenoble-Alpes Univ., Grenoble, France","institution_ids":["https://openalex.org/I899635006"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5108093269","display_name":"Mounir Benabdenbi","orcid":"https://orcid.org/0000-0001-9586-3009"},"institutions":[{"id":"https://openalex.org/I899635006","display_name":"Universit\u00e9 Grenoble Alpes","ror":"https://ror.org/02rx3b187","country_code":"FR","type":"funder","lineage":["https://openalex.org/I899635006"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Mounir Benabdenbi","raw_affiliation_strings":["TIMA Lab., Grenoble-Alpes Univ., Grenoble, France"],"affiliations":[{"raw_affiliation_string":"TIMA Lab., Grenoble-Alpes Univ., Grenoble, France","institution_ids":["https://openalex.org/I899635006"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5053835664","display_name":"Lorena Anghel","orcid":"https://orcid.org/0000-0001-9569-0072"},"institutions":[{"id":"https://openalex.org/I899635006","display_name":"Universit\u00e9 Grenoble Alpes","ror":"https://ror.org/02rx3b187","country_code":"FR","type":"funder","lineage":["https://openalex.org/I899635006"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Lorena Anghel","raw_affiliation_strings":["TIMA Lab., Grenoble-Alpes Univ., Grenoble, France"],"affiliations":[{"raw_affiliation_string":"TIMA Lab., Grenoble-Alpes Univ., Grenoble, France","institution_ids":["https://openalex.org/I899635006"]}]}],"institution_assertions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.0,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":0,"max":66},"biblio":{"volume":null,"issue":null,"first_page":"75","last_page":"80"},"is_retracted":false,"is_paratext":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9999,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9996,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/design-for-testing","display_name":"Design for testing","score":0.57963955},{"id":"https://openalex.org/keywords/built-in-self-test","display_name":"Built-in self-test","score":0.5397772}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7231331},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6528375},{"id":"https://openalex.org/C126953365","wikidata":"https://www.wikidata.org/wiki/Q5438152","display_name":"Fault coverage","level":3,"score":0.614509},{"id":"https://openalex.org/C51234621","wikidata":"https://www.wikidata.org/wiki/Q2149495","display_name":"Testability","level":2,"score":0.6089625},{"id":"https://openalex.org/C190874656","wikidata":"https://www.wikidata.org/wiki/Q5264347","display_name":"Design for testing","level":3,"score":0.57963955},{"id":"https://openalex.org/C164866538","wikidata":"https://www.wikidata.org/wiki/Q367351","display_name":"Cluster (spacecraft)","level":2,"score":0.5783219},{"id":"https://openalex.org/C2780980493","wikidata":"https://www.wikidata.org/wiki/Q181142","display_name":"Built-in self-test","level":2,"score":0.5397772},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5007343},{"id":"https://openalex.org/C77618280","wikidata":"https://www.wikidata.org/wiki/Q1155772","display_name":"Scheme (mathematics)","level":2,"score":0.49898434},{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.4977908},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.4885198},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3284796},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.26055056},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.21157217},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.13166538},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0}],"mesh":[],"locations_count":3,"locations":[{"is_oa":false,"landing_page_url":"https://doi.org/10.1109/iolts.2014.6873675","pdf_url":null,"source":null,"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false},{"is_oa":false,"landing_page_url":"https://hal.archives-ouvertes.fr/hal-01400623","pdf_url":null,"source":{"id":"https://openalex.org/S4306402512","display_name":"HAL (Le Centre pour la Communication Scientifique Directe)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_indexed_in_scopus":false,"is_core":false,"host_organization":"https://openalex.org/I1294671590","host_organization_name":"Centre National de la Recherche Scientifique","host_organization_lineage":["https://openalex.org/I1294671590"],"host_organization_lineage_names":["Centre National de la Recherche Scientifique"],"type":"repository"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false},{"is_oa":false,"landing_page_url":"https://hal.science/hal-01400623","pdf_url":null,"source":{"id":"https://openalex.org/S4306402512","display_name":"HAL (Le Centre pour la Communication Scientifique Directe)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_indexed_in_scopus":false,"is_core":false,"host_organization":"https://openalex.org/I1294671590","host_organization_name":"Centre National de la Recherche Scientifique","host_organization_lineage":["https://openalex.org/I1294671590"],"host_organization_lineage_names":["Centre National de la Recherche Scientifique"],"type":"repository"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.52,"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9"}],"grants":[],"datasets":[],"versions":[],"referenced_works_count":16,"referenced_works":["https://openalex.org/W12457510","https://openalex.org/W1519752471","https://openalex.org/W1523051745","https://openalex.org/W1524155523","https://openalex.org/W1530208162","https://openalex.org/W1603523129","https://openalex.org/W1976676587","https://openalex.org/W2013253017","https://openalex.org/W2039288205","https://openalex.org/W2085698784","https://openalex.org/W2123552323","https://openalex.org/W2139637699","https://openalex.org/W2145643756","https://openalex.org/W2158724905","https://openalex.org/W2169952903","https://openalex.org/W53227076"],"related_works":["https://openalex.org/W776711554","https://openalex.org/W4245595174","https://openalex.org/W2539511314","https://openalex.org/W2164493372","https://openalex.org/W2157191248","https://openalex.org/W2150046587","https://openalex.org/W2142405811","https://openalex.org/W2115513740","https://openalex.org/W2114980936","https://openalex.org/W2107525390"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"a":[3,15,18,55,110,113],"cost-efficient":[4],"Built-In":[5],"Self-Test":[6],"(BIST)":[7],"scheme":[8,61],"for":[9,77,85,95,109],"fault":[10,75,104],"detection":[11],"and":[12,34,72],"diagnosis":[13],"of":[14,32,40,47,54,59,66,69],"cluster":[16,48,79,111],"in":[17,64],"mesh":[19],"FPGA.":[20],"In":[21],"this":[22,60],"scheme,":[23],"test":[24,70],"cost":[25],"reduction":[26],"is":[27,62],"achieved":[28],"by":[29],"simultaneous":[30],"testing":[31],"logic":[33],"intra-cluster":[35],"interconnect":[36],"resources":[37],"without":[38],"degradation":[39],"diagnostic":[41,116],"resolution.":[42,117],"We":[43],"analyze":[44],"the":[45,52,67,73,91],"impact":[46],"size":[49],"variation":[50],"on":[51],"testability":[53],"given":[56],"cluster.":[57],"Efficiency":[58],"calculated":[63],"terms":[65],"number":[68],"configurations":[71],"corresponding":[74],"coverage":[76,105],"different":[78],"sizes.":[80],"Moreover,":[81],"automated":[82],"tools":[83],"developed":[84],"BIST":[86],"implementation":[87],"are":[88],"integrated":[89],"into":[90],"standard":[92],"design":[93],"flow":[94],"bitstream":[96],"generation.":[97],"Experimental":[98],"results":[99],"show":[100],"that":[101],"100%":[102],"stuck-at":[103],"can":[106],"be":[107],"obtained":[108],"with":[112],"gate":[114],"level":[115]},"abstract_inverted_index_v3":null,"cited_by_api_url":"https://api.openalex.org/works?filter=cites:W1989069668","counts_by_year":[],"updated_date":"2025-01-31T08:29:15.903447","created_date":"2016-06-24"}