{"id":"https://openalex.org/W2585439909","doi":"https://doi.org/10.1109/idt.2016.7843034","title":"Non-volatile look-up table based FPGA implementations","display_name":"Non-volatile look-up table based FPGA implementations","publication_year":2016,"publication_date":"2016-12-01","ids":{"openalex":"https://openalex.org/W2585439909","doi":"https://doi.org/10.1109/idt.2016.7843034","mag":"2585439909"},"language":"en","primary_location":{"is_oa":false,"landing_page_url":"https://doi.org/10.1109/idt.2016.7843034","pdf_url":null,"source":null,"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false},"type":"article","type_crossref":"proceedings-article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5101446253","display_name":"Lei Xie","orcid":"https://orcid.org/0000-0002-4188-5015"},"institutions":[{"id":"https://openalex.org/I98358874","display_name":"Delft University of Technology","ror":"https://ror.org/02e2c7k09","country_code":"NL","type":"education","lineage":["https://openalex.org/I98358874"]}],"countries":["NL"],"is_corresponding":false,"raw_author_name":"Lei Xie","raw_affiliation_strings":["Laboratory of Computer Engineering, Delft University of Technology, The Netherlands"],"affiliations":[{"raw_affiliation_string":"Laboratory of Computer Engineering, Delft University of Technology, The Netherlands","institution_ids":["https://openalex.org/I98358874"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5052786273","display_name":"Hoang Anh Du Nguyen","orcid":"https://orcid.org/0000-0002-4618-7371"},"institutions":[{"id":"https://openalex.org/I98358874","display_name":"Delft University of Technology","ror":"https://ror.org/02e2c7k09","country_code":"NL","type":"education","lineage":["https://openalex.org/I98358874"]}],"countries":["NL"],"is_corresponding":false,"raw_author_name":"Hoang Anh Du Nguyen","raw_affiliation_strings":["Laboratory of Computer Engineering, Delft University of Technology, The Netherlands"],"affiliations":[{"raw_affiliation_string":"Laboratory of Computer Engineering, Delft University of Technology, The Netherlands","institution_ids":["https://openalex.org/I98358874"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5042250419","display_name":"Mottaqiallah Taouil","orcid":"https://orcid.org/0000-0002-9911-4846"},"institutions":[{"id":"https://openalex.org/I98358874","display_name":"Delft University of Technology","ror":"https://ror.org/02e2c7k09","country_code":"NL","type":"education","lineage":["https://openalex.org/I98358874"]}],"countries":["NL"],"is_corresponding":false,"raw_author_name":"Mottaqiallah Taouil","raw_affiliation_strings":["Laboratory of Computer Engineering, Delft University of Technology, The Netherlands"],"affiliations":[{"raw_affiliation_string":"Laboratory of Computer Engineering, Delft University of Technology, The Netherlands","institution_ids":["https://openalex.org/I98358874"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5005739146","display_name":"Said Hamdioui","orcid":"https://orcid.org/0000-0002-8961-0387"},"institutions":[{"id":"https://openalex.org/I98358874","display_name":"Delft University of Technology","ror":"https://ror.org/02e2c7k09","country_code":"NL","type":"education","lineage":["https://openalex.org/I98358874"]}],"countries":["NL"],"is_corresponding":false,"raw_author_name":"Said Hamdioui","raw_affiliation_strings":["Laboratory of Computer Engineering, Delft University of Technology, The Netherlands"],"affiliations":[{"raw_affiliation_string":"Laboratory of Computer Engineering, Delft University of Technology, The Netherlands","institution_ids":["https://openalex.org/I98358874"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5058128591","display_name":"Koen Bertels","orcid":"https://orcid.org/0000-0001-9310-4885"},"institutions":[{"id":"https://openalex.org/I98358874","display_name":"Delft University of Technology","ror":"https://ror.org/02e2c7k09","country_code":"NL","type":"education","lineage":["https://openalex.org/I98358874"]}],"countries":["NL"],"is_corresponding":false,"raw_author_name":"Koen Bertels","raw_affiliation_strings":["Laboratory of Computer Engineering, Delft University of Technology, The Netherlands"],"affiliations":[{"raw_affiliation_string":"Laboratory of Computer Engineering, Delft University of Technology, The Netherlands","institution_ids":["https://openalex.org/I98358874"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5039997572","display_name":"Mohammad Gh. Alfailakawi","orcid":"https://orcid.org/0000-0002-7426-5402"},"institutions":[{"id":"https://openalex.org/I36721946","display_name":"Kuwait University","ror":"https://ror.org/021e5j056","country_code":"KW","type":"education","lineage":["https://openalex.org/I36721946"]}],"countries":["KW"],"is_corresponding":false,"raw_author_name":"Mohammad Alfailakawi","raw_affiliation_strings":["Computer Engineering Department, University of Kuwait, Kuwait"],"affiliations":[{"raw_affiliation_string":"Computer Engineering Department, University of Kuwait, Kuwait","institution_ids":["https://openalex.org/I36721946"]}]}],"institution_assertions":[],"countries_distinct_count":2,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.484,"has_fulltext":true,"fulltext_origin":"ngrams","cited_by_count":13,"citation_normalized_percentile":{"value":0.736381,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":88,"max":89},"biblio":{"volume":null,"issue":null,"first_page":"165","last_page":"170"},"is_retracted":false,"is_paratext":false,"primary_topic":{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11992","display_name":"CCD and CMOS Imaging Sensors","score":0.9984,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11601","display_name":"Neuroscience and Neural Engineering","score":0.9974,"subfield":{"id":"https://openalex.org/subfields/2804","display_name":"Cellular and Molecular Neuroscience"},"field":{"id":"https://openalex.org/fields/28","display_name":"Neuroscience"},"domain":{"id":"https://openalex.org/domains/1","display_name":"Life Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/memristor","display_name":"Memristor","score":0.80433595},{"id":"https://openalex.org/keywords/neuromorphic-engineering","display_name":"Neuromorphic engineering","score":0.6203584},{"id":"https://openalex.org/keywords/implementation","display_name":"Implementation","score":0.5714434},{"id":"https://openalex.org/keywords/lookup-table","display_name":"Lookup table","score":0.49670607},{"id":"https://openalex.org/keywords/non-volatile-memory","display_name":"Non-Volatile Memory","score":0.460323},{"id":"https://openalex.org/keywords/programmable-logic-array","display_name":"Programmable logic array","score":0.41425353}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.8487286},{"id":"https://openalex.org/C150072547","wikidata":"https://www.wikidata.org/wiki/Q212923","display_name":"Memristor","level":2,"score":0.80433595},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7113868},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.6454395},{"id":"https://openalex.org/C151927369","wikidata":"https://www.wikidata.org/wiki/Q1981312","display_name":"Neuromorphic engineering","level":3,"score":0.6203584},{"id":"https://openalex.org/C26713055","wikidata":"https://www.wikidata.org/wiki/Q245962","display_name":"Implementation","level":2,"score":0.5714434},{"id":"https://openalex.org/C182019814","wikidata":"https://www.wikidata.org/wiki/Q1143830","display_name":"Resistive random-access memory","level":3,"score":0.51489055},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.51342523},{"id":"https://openalex.org/C134835016","wikidata":"https://www.wikidata.org/wiki/Q690265","display_name":"Lookup table","level":2,"score":0.49670607},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.48675132},{"id":"https://openalex.org/C177950962","wikidata":"https://www.wikidata.org/wiki/Q10997658","display_name":"Non-volatile memory","level":2,"score":0.460323},{"id":"https://openalex.org/C182322920","wikidata":"https://www.wikidata.org/wiki/Q2112217","display_name":"Programmable logic array","level":3,"score":0.41425353},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3193152},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.21845424},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.20619586},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.19918051},{"id":"https://openalex.org/C50644808","wikidata":"https://www.wikidata.org/wiki/Q192776","display_name":"Artificial neural network","level":2,"score":0.19016925},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.14001486},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.09131187},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C77088390","wikidata":"https://www.wikidata.org/wiki/Q8513","display_name":"Database","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"is_oa":false,"landing_page_url":"https://doi.org/10.1109/idt.2016.7843034","pdf_url":null,"source":null,"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.63,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"grants":[],"datasets":[],"versions":[],"referenced_works_count":17,"referenced_works":["https://openalex.org/W1523051745","https://openalex.org/W1582848023","https://openalex.org/W1977773606","https://openalex.org/W1984588379","https://openalex.org/W2006221630","https://openalex.org/W2018774711","https://openalex.org/W2025674646","https://openalex.org/W2069418413","https://openalex.org/W2078177817","https://openalex.org/W2086709250","https://openalex.org/W2090413838","https://openalex.org/W2137249916","https://openalex.org/W2149380925","https://openalex.org/W2155925776","https://openalex.org/W2216132385","https://openalex.org/W4251213825","https://openalex.org/W4252006073"],"related_works":["https://openalex.org/W4386475142","https://openalex.org/W4315464822","https://openalex.org/W4308098692","https://openalex.org/W4200603977","https://openalex.org/W3090235754","https://openalex.org/W2953458909","https://openalex.org/W2790329865","https://openalex.org/W2747078086","https://openalex.org/W2550153070","https://openalex.org/W2318055467"],"abstract_inverted_index":{"Many":[0],"emerging":[1],"technologies":[2],"are":[3,111,147],"under":[4],"investigation":[5],"to":[6,22,48,79,136,141],"realize":[7],"alternatives":[8],"for":[9],"future":[10],"scalable":[11],"electronics.":[12],"Memristor":[13],"is":[14],"one":[15],"of":[16,57,69,106,123,143],"the":[17,70,104,107,119,133,144],"most":[18],"promising":[19],"candidates":[20],"due":[21],"memrsitor's":[23],"non-volatility,":[24],"high":[25],"integration":[26],"density,":[27],"near-zero":[28],"standby":[29],"power":[30],"consumption,":[31],"etc.":[32],"Memristors":[33],"have":[34],"been":[35],"recently":[36],"utilized":[37],"in":[38,121],"non-volatile":[39],"memory,":[40],"neuromorphic":[41],"system,":[42],"resistive":[43],"computing":[44],"architecture,":[45],"and":[46,65,83,96,116,125,138],"FPGA":[47,54,81,90],"name":[49],"but":[50],"a":[51],"few.":[52],"An":[53],"typically":[55],"consists":[56],"configurable":[58],"logic":[59],"blocks":[60],"(CLBs),":[61],"programmable":[62],"interconnects,":[63],"configuration,":[64],"block":[66],"memories.":[67,84],"Most":[68],"recent":[71],"work":[72],"done":[73],"was":[74],"focused":[75],"on":[76],"using":[77,113],"memristor":[78],"build":[80],"interconnects":[82],"This":[85],"paper":[86],"proposes":[87],"two":[88],"novel":[89,145],"implementations":[91],"that":[92,131],"utilize":[93],"memristor-based":[94],"CLBs":[95],"their":[97],"corresponding":[98],"automatic":[99],"design":[100],"flow.":[101],"To":[102],"illustrate":[103],"potential":[105],"proposed":[108],"implementations,":[109],"they":[110],"benchmarked":[112],"Toronto":[114],"20,":[115],"compared":[117],"with":[118],"state-of-the-art":[120],"terms":[122],"area":[124,134],"delay.":[126],"The":[127],"experimental":[128],"results":[129],"show":[130],"both":[132],"(up":[135,140],"4.24\u00d7)":[137],"delay":[139],"1.46\u00d7)":[142],"FPGAs":[146],"very":[148],"promising.":[149]},"cited_by_api_url":"https://api.openalex.org/works?filter=cites:W2585439909","counts_by_year":[{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":2},{"year":2021,"cited_by_count":3},{"year":2020,"cited_by_count":3},{"year":2019,"cited_by_count":2},{"year":2018,"cited_by_count":2}],"updated_date":"2025-01-02T14:09:08.483414","created_date":"2017-02-10"}