乐胖代购免代理版

{"id":"https://openalex.org/W2104298560","doi":"https://doi.org/10.1109/icvd.1993.669671","title":"An Area-Efficient Systolic Architecture for Real-Time VLSI Finite Impulse Response Filters","display_name":"An Area-Efficient Systolic Architecture for Real-Time VLSI Finite Impulse Response Filters","publication_year":2005,"publication_date":"2005-08-24","ids":{"openalex":"https://openalex.org/W2104298560","doi":"https://doi.org/10.1109/icvd.1993.669671","mag":"2104298560"},"language":"en","primary_location":{"is_oa":false,"landing_page_url":"https://doi.org/10.1109/icvd.1993.669671","pdf_url":null,"source":null,"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false},"type":"article","type_crossref":"proceedings-article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"http://eprints.iisc.ac.in/6808/1/Area_efficient.pdf","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5079136424","display_name":"V. Visvanathan","orcid":"https://orcid.org/0009-0002-0532-762X"},"institutions":[{"id":"https://openalex.org/I59270414","display_name":"Indian Institute of Science Bangalore","ror":"https://ror.org/04dese585","country_code":"IN","type":"education","lineage":["https://openalex.org/I59270414"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"V. Visvanathan","raw_affiliation_strings":["Computer Aided Design Laboratory, Indian Institute of Science, Bangalore, India"],"affiliations":[{"raw_affiliation_string":"Computer Aided Design Laboratory, Indian Institute of Science, Bangalore, India","institution_ids":["https://openalex.org/I59270414"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5001774357","display_name":"Nalin Kant Mohanty","orcid":"https://orcid.org/0000-0001-5852-6089"},"institutions":[{"id":"https://openalex.org/I59270414","display_name":"Indian Institute of Science Bangalore","ror":"https://ror.org/04dese585","country_code":"IN","type":"education","lineage":["https://openalex.org/I59270414"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"N. Mohanty","raw_affiliation_strings":["Computer Aided Design Laboratory, Indian Institute of Science, Bangalore, India"],"affiliations":[{"raw_affiliation_string":"Computer Aided Design Laboratory, Indian Institute of Science, Bangalore, India","institution_ids":["https://openalex.org/I59270414"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5005086371","display_name":"S. Ramanathan","orcid":"https://orcid.org/0000-0003-1454-9582"},"institutions":[{"id":"https://openalex.org/I59270414","display_name":"Indian Institute of Science Bangalore","ror":"https://ror.org/04dese585","country_code":"IN","type":"education","lineage":["https://openalex.org/I59270414"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"S. Ramanathan","raw_affiliation_strings":["Computer Aided Design Laboratory, Indian Institute of Science, Bangalore, India"],"affiliations":[{"raw_affiliation_string":"Computer Aided Design Laboratory, Indian Institute of Science, Bangalore, India","institution_ids":["https://openalex.org/I59270414"]}]}],"institution_assertions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":true,"fulltext_origin":"ngrams","cited_by_count":8,"citation_normalized_percentile":{"value":0.0,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":80,"max":81},"biblio":{"volume":null,"issue":null,"first_page":"166","last_page":"171"},"is_retracted":false,"is_paratext":false,"primary_topic":{"id":"https://openalex.org/T11034","display_name":"Digital Filter Design and Implementation","score":0.9997,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11034","display_name":"Digital Filter Design and Implementation","score":0.9997,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9997,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9985,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/finite-impulse-response","display_name":"Finite impulse response","score":0.7709625},{"id":"https://openalex.org/keywords/systolic-array","display_name":"Systolic array","score":0.7201102},{"id":"https://openalex.org/keywords/clock-rate","display_name":"Clock rate","score":0.6511524},{"id":"https://openalex.org/keywords/impulse-response","display_name":"Impulse response","score":0.4341368}],"concepts":[{"id":"https://openalex.org/C198386975","wikidata":"https://www.wikidata.org/wiki/Q117785","display_name":"Finite impulse response","level":2,"score":0.7709625},{"id":"https://openalex.org/C150741067","wikidata":"https://www.wikidata.org/wiki/Q2377218","display_name":"Systolic array","level":3,"score":0.7201102},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.6667473},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6586375},{"id":"https://openalex.org/C178693496","wikidata":"https://www.wikidata.org/wiki/Q911691","display_name":"Clock rate","level":3,"score":0.6511524},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.6261251},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.61159605},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.47778782},{"id":"https://openalex.org/C19275194","wikidata":"https://www.wikidata.org/wiki/Q222903","display_name":"Multiplexing","level":2,"score":0.47709733},{"id":"https://openalex.org/C183816354","wikidata":"https://www.wikidata.org/wiki/Q665617","display_name":"Infinite impulse response","level":4,"score":0.46512485},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.4553656},{"id":"https://openalex.org/C72279823","wikidata":"https://www.wikidata.org/wiki/Q1139726","display_name":"Impulse response","level":2,"score":0.4341368},{"id":"https://openalex.org/C45374587","wikidata":"https://www.wikidata.org/wiki/Q12525525","display_name":"Computation","level":2,"score":0.4206879},{"id":"https://openalex.org/C106131492","wikidata":"https://www.wikidata.org/wiki/Q3072260","display_name":"Filter (signal processing)","level":2,"score":0.3947625},{"id":"https://openalex.org/C36390408","wikidata":"https://www.wikidata.org/wiki/Q1163067","display_name":"Digital filter","level":3,"score":0.39368546},{"id":"https://openalex.org/C79403827","wikidata":"https://www.wikidata.org/wiki/Q3988","display_name":"Real-time computing","level":1,"score":0.3662758},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.30481532},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.2556909},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.15506098},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.105648726},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C31972630","wikidata":"https://www.wikidata.org/wiki/Q844240","display_name":"Computer vision","level":1,"score":0.0},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"is_oa":false,"landing_page_url":"https://doi.org/10.1109/icvd.1993.669671","pdf_url":null,"source":null,"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false},{"is_oa":true,"landing_page_url":"http://eprints.iisc.ac.in/6808/1/Area_efficient.pdf","pdf_url":"http://eprints.iisc.ac.in/6808/1/Area_efficient.pdf","source":{"id":"https://openalex.org/S4377196309","display_name":"NOT FOUND REPOSITORY (Indian Institute of Science Bangalore)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I59270414","host_organization_name":"Indian Institute of Science Bangalore","host_organization_lineage":["https://openalex.org/I59270414"],"host_organization_lineage_names":["Indian Institute of Science Bangalore"],"type":"repository"},"license":null,"license_id":null,"version":"acceptedVersion","is_accepted":true,"is_published":false}],"best_oa_location":{"is_oa":true,"landing_page_url":"http://eprints.iisc.ac.in/6808/1/Area_efficient.pdf","pdf_url":"http://eprints.iisc.ac.in/6808/1/Area_efficient.pdf","source":{"id":"https://openalex.org/S4377196309","display_name":"NOT FOUND REPOSITORY (Indian Institute of Science Bangalore)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I59270414","host_organization_name":"Indian Institute of Science Bangalore","host_organization_lineage":["https://openalex.org/I59270414"],"host_organization_lineage_names":["Indian Institute of Science Bangalore"],"type":"repository"},"license":null,"license_id":null,"version":"acceptedVersion","is_accepted":true,"is_published":false},"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.45,"display_name":"Affordable and clean energy"}],"grants":[],"datasets":[],"versions":[],"referenced_works_count":16,"referenced_works":["https://openalex.org/W12081373","https://openalex.org/W1555253106","https://openalex.org/W1617489376","https://openalex.org/W1939805218","https://openalex.org/W2014892800","https://openalex.org/W2092863163","https://openalex.org/W2103490953","https://openalex.org/W2122867301","https://openalex.org/W2139378242","https://openalex.org/W2146985621","https://openalex.org/W2158740499","https://openalex.org/W2161143454","https://openalex.org/W2170710139","https://openalex.org/W4243976035","https://openalex.org/W4249769644","https://openalex.org/W4251013638"],"related_works":["https://openalex.org/W4312785053","https://openalex.org/W3208746183","https://openalex.org/W3140661709","https://openalex.org/W2898725502","https://openalex.org/W2810377961","https://openalex.org/W2142009384","https://openalex.org/W2135841706","https://openalex.org/W2058863651","https://openalex.org/W2031892245","https://openalex.org/W2021631062"],"abstract_inverted_index":{"An":[0],"area-effcient":[1],"systolic":[2,83],"architecture":[3,24,84,106],"for":[4],"realtime,":[5],"programmable-coefficient":[6],"finite":[7],"impulse":[8],"response":[9],"(FIR)":[10],"filters":[11],"is":[12,19,42,51,79,85,107],"presented.":[13],"A":[14],"technique":[15],"called":[16],"pipelined":[17,38],"clustering":[18],"introduced":[20],"to":[21,69],"derive":[22],"the":[23,46,49,54,59,70,90,97,114],"in":[25,35,66],"which":[26],"a":[27,111],"number":[28],"of":[29,72,113],"filter":[30],"tap":[31],"computations":[32],"are":[33,120],"multiplexed":[34],"an":[36,102],"appropriately":[37],"processor.":[39],"This":[40],"multiplezing":[41],"made":[43],"possible":[44,56],"by":[45],"fact":[47],"that":[48,119],"processor":[50],"clocked":[52],"at":[53],"highest":[55],"frequency":[57],"under":[58],"given.":[60],"technology":[61],"and":[62,76,88,93,95,116],"design":[63],"constraints.":[64],"Reduction":[65],"hardware":[67],"proportional":[68],"ratio":[71],"data":[73],"arrival":[74],"period":[75,78],"clock":[77],"achieved.":[80],"The":[81,105],"proposed":[82],"100%":[86],"efficient":[87],"has":[89],"same":[91,98],"throughput":[92],"latency":[94],"approximately":[96],"power":[99],"dissipation":[100],"as":[101],"unclustered":[103],"array.":[104],"completely":[108],"specified,":[109],"including":[110],"description,":[112],"multip1exers":[115],"synchronisation":[117],"delays":[118],"required.":[121]},"cited_by_api_url":"https://api.openalex.org/works?filter=cites:W2104298560","counts_by_year":[],"updated_date":"2024-12-11T11:38:53.994802","created_date":"2016-06-24"}