{"id":"https://openalex.org/W2143205773","doi":"https://doi.org/10.1109/icsamos.2007.4285749","title":"Maximum and Sorted Cache Occupation Using Array Padding","display_name":"Maximum and Sorted Cache Occupation Using Array Padding","publication_year":2007,"publication_date":"2007-07-01","ids":{"openalex":"https://openalex.org/W2143205773","doi":"https://doi.org/10.1109/icsamos.2007.4285749","mag":"2143205773"},"language":"en","primary_location":{"is_oa":false,"landing_page_url":"https://doi.org/10.1109/icsamos.2007.4285749","pdf_url":null,"source":{"id":"https://openalex.org/S4306419420","display_name":"International Conference on Embedded Computer Systems: Architectures, Modeling, and Simulation","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false},"type":"article","type_crossref":"proceedings-article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5024622427","display_name":"Ezequiel Herruzo","orcid":"https://orcid.org/0000-0003-3279-3802"},"institutions":[{"id":"https://openalex.org/I53110688","display_name":"University of C\u00f3rdoba","ror":"https://ror.org/05yc77b46","country_code":"ES","type":"education","lineage":["https://openalex.org/I53110688"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Ezequiel Herruzo","raw_affiliation_strings":["Univ. of Cordoba, Cordoba#TAB#"],"affiliations":[{"raw_affiliation_string":"Univ. of Cordoba, Cordoba#TAB#","institution_ids":["https://openalex.org/I53110688"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5113573576","display_name":"Emilio L. Zapata","orcid":null},"institutions":[{"id":"https://openalex.org/I82767444","display_name":"Universidad de M\u00e1laga","ror":"https://ror.org/036b2ww28","country_code":"ES","type":"education","lineage":["https://openalex.org/I82767444"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Emilio L. Zapata","raw_affiliation_strings":["[Dept. Computer Architecture, University of M\u00e1laga, Spain. Email: ezapata@ac.uma.es]"],"affiliations":[{"raw_affiliation_string":"[Dept. Computer Architecture, University of M\u00e1laga, Spain. Email: ezapata@ac.uma.es]","institution_ids":["https://openalex.org/I82767444"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5032105032","display_name":"\u00d3scar Plata","orcid":"https://orcid.org/0000-0003-2233-0011"},"institutions":[{"id":"https://openalex.org/I82767444","display_name":"Universidad de M\u00e1laga","ror":"https://ror.org/036b2ww28","country_code":"ES","type":"education","lineage":["https://openalex.org/I82767444"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Oscar Plata","raw_affiliation_strings":["Dept. Computer Architecture, University of M\u00e1laga, Spain. Email: oscar@ac.uma.es"],"affiliations":[{"raw_affiliation_string":"Dept. Computer Architecture, University of M\u00e1laga, Spain. Email: oscar@ac.uma.es","institution_ids":["https://openalex.org/I82767444"]}]}],"institution_assertions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":true,"fulltext_origin":"ngrams","cited_by_count":0,"citation_normalized_percentile":{"value":0.0,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":0,"max":63},"biblio":{"volume":null,"issue":null,"first_page":"178","last_page":"185"},"is_retracted":false,"is_paratext":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9993,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/padding","display_name":"Padding","score":0.85328376},{"id":"https://openalex.org/keywords/cache-invalidation","display_name":"Cache invalidation","score":0.7371018},{"id":"https://openalex.org/keywords/smart-cache","display_name":"Smart Cache","score":0.60739255},{"id":"https://openalex.org/keywords/cache-oblivious-algorithm","display_name":"Cache-oblivious algorithm","score":0.59105676},{"id":"https://openalex.org/keywords/cache-pollution","display_name":"Cache pollution","score":0.5438848},{"id":"https://openalex.org/keywords/page-cache","display_name":"Page cache","score":0.47721893}],"concepts":[{"id":"https://openalex.org/C165435473","wikidata":"https://www.wikidata.org/wiki/Q1509884","display_name":"Padding","level":2,"score":0.85328376},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8408077},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.83280635},{"id":"https://openalex.org/C38556500","wikidata":"https://www.wikidata.org/wiki/Q13404475","display_name":"Cache algorithms","level":4,"score":0.7804078},{"id":"https://openalex.org/C25536678","wikidata":"https://www.wikidata.org/wiki/Q5015977","display_name":"Cache invalidation","level":5,"score":0.7371018},{"id":"https://openalex.org/C201148951","wikidata":"https://www.wikidata.org/wiki/Q5015976","display_name":"Cache coloring","level":4,"score":0.65427935},{"id":"https://openalex.org/C167713795","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"Smart Cache","level":5,"score":0.60739255},{"id":"https://openalex.org/C59687516","wikidata":"https://www.wikidata.org/wiki/Q5015938","display_name":"Cache-oblivious algorithm","level":5,"score":0.59105676},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.58574784},{"id":"https://openalex.org/C113166858","wikidata":"https://www.wikidata.org/wiki/Q5015981","display_name":"Cache pollution","level":5,"score":0.5438848},{"id":"https://openalex.org/C36340418","wikidata":"https://www.wikidata.org/wiki/Q7124288","display_name":"Page cache","level":5,"score":0.47721893},{"id":"https://openalex.org/C189783530","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"CPU cache","level":3,"score":0.28381413},{"id":"https://openalex.org/C38652104","wikidata":"https://www.wikidata.org/wiki/Q3510521","display_name":"Computer security","level":1,"score":0.072325796}],"mesh":[],"locations_count":1,"locations":[{"is_oa":false,"landing_page_url":"https://doi.org/10.1109/icsamos.2007.4285749","pdf_url":null,"source":{"id":"https://openalex.org/S4306419420","display_name":"International Conference on Embedded Computer Systems: Architectures, Modeling, and Simulation","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false}],"best_oa_location":null,"sustainable_development_goals":[],"grants":[],"datasets":[],"versions":[],"referenced_works_count":12,"referenced_works":["https://openalex.org/W1518474679","https://openalex.org/W1547524050","https://openalex.org/W1560938856","https://openalex.org/W2028669517","https://openalex.org/W2049890071","https://openalex.org/W2052785634","https://openalex.org/W2069738303","https://openalex.org/W2070806041","https://openalex.org/W2115667390","https://openalex.org/W2124711255","https://openalex.org/W2158737060","https://openalex.org/W4238138329"],"related_works":["https://openalex.org/W2734782074","https://openalex.org/W2546991807","https://openalex.org/W2535115842","https://openalex.org/W2500877097","https://openalex.org/W2436169747","https://openalex.org/W2121191383","https://openalex.org/W2098406302","https://openalex.org/W2076114130","https://openalex.org/W2020176098","https://openalex.org/W1584415117"],"abstract_inverted_index":{"The":[0,17],"paper":[1],"describes":[2],"a":[3,22,68,76,82,88,106],"framework":[4,18],"for":[5,75,81],"analyzing":[6],"the":[7,31,38,56,59,63,114],"cache":[8,27,35,64,78,85,107],"content":[9],"on":[10,21,62,113],"affine":[11],"references":[12],"to":[13,44,47,54,70,91],"arrays":[14,43],"in":[15],"loops.":[16],"is":[19],"based":[20],"small":[23],"set":[24],"of":[25,42,58,102],"key":[26],"parameters.":[28],"We":[29,96],"study":[30],"relation":[32],"between":[33],"these":[34],"parameters":[36],"and":[37,80,87,109],"data":[39],"memory":[40],"layout":[41],"demonstrate":[45],"how":[46],"use":[48,57],"array":[49,52],"padding":[50,74],"(static":[51],"re-dimensioning)":[53],"optimize":[55],"cache.":[60],"Based":[61],"model":[65],"we":[66],"present":[67,98],"method":[69,90],"carry":[71,92],"out":[72,93],"intra-array":[73],"maximum":[77,83],"occupation":[79],"sorted":[84],"occupation,":[86],"simple":[89],"inter-array":[94],"padding.":[95],"also":[97],"an":[99],"experimental":[100],"evaluation":[101],"our":[103],"techniques":[104],"using":[105],"simulator":[108],"actual":[110],"code":[111],"executions":[112],"MIPS":[115],"R10K":[116],"processor.":[117]},"cited_by_api_url":"https://api.openalex.org/works?filter=cites:W2143205773","counts_by_year":[],"updated_date":"2024-12-08T21:11:09.167004","created_date":"2016-06-24"}