{"id":"https://openalex.org/W2108532231","doi":"https://doi.org/10.1109/icsamos.2007.4285744","title":"Flexibility Inlining into Arithmetic Data-paths Exploiting A Regular Interconnection Scheme","display_name":"Flexibility Inlining into Arithmetic Data-paths Exploiting A Regular Interconnection Scheme","publication_year":2007,"publication_date":"2007-07-01","ids":{"openalex":"https://openalex.org/W2108532231","doi":"https://doi.org/10.1109/icsamos.2007.4285744","mag":"2108532231"},"language":"en","primary_location":{"is_oa":false,"landing_page_url":"https://doi.org/10.1109/icsamos.2007.4285744","pdf_url":null,"source":{"id":"https://openalex.org/S4306419420","display_name":"International Conference on Embedded Computer Systems: Architectures, Modeling, and Simulation","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_indexed_in_scopus":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false},"type":"article","type_crossref":"proceedings-article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5113689711","display_name":"Sotiris Xydis","orcid":null},"institutions":[{"id":"https://openalex.org/I200777214","display_name":"National and Kapodistrian University of Athens","ror":"https://ror.org/04gnjpq42","country_code":"GR","type":"education","lineage":["https://openalex.org/I200777214"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"Sotiris Xydis","raw_affiliation_strings":["Nat.Tech.Univ. of Athens, Athens"],"affiliations":[{"raw_affiliation_string":"Nat.Tech.Univ. of Athens, Athens","institution_ids":["https://openalex.org/I200777214"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5089110665","display_name":"George Economakos","orcid":null},"institutions":[{"id":"https://openalex.org/I200777214","display_name":"National and Kapodistrian University of Athens","ror":"https://ror.org/04gnjpq42","country_code":"GR","type":"education","lineage":["https://openalex.org/I200777214"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"George Economakos","raw_affiliation_strings":["Nat.Tech.Univ. of Athens, Athens"],"affiliations":[{"raw_affiliation_string":"Nat.Tech.Univ. of Athens, Athens","institution_ids":["https://openalex.org/I200777214"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5088085592","display_name":"Kiamal Pekmestzi","orcid":null},"institutions":[{"id":"https://openalex.org/I200777214","display_name":"National and Kapodistrian University of Athens","ror":"https://ror.org/04gnjpq42","country_code":"GR","type":"education","lineage":["https://openalex.org/I200777214"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"Kiamal Pekmestzi","raw_affiliation_strings":["Nat.Tech.Univ. of Athens, Athens"],"affiliations":[{"raw_affiliation_string":"Nat.Tech.Univ. of Athens, Athens","institution_ids":["https://openalex.org/I200777214"]}]}],"institution_assertions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":true,"fulltext_origin":"ngrams","cited_by_count":1,"citation_normalized_percentile":{"value":0.0,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":63,"max":70},"biblio":{"volume":null,"issue":null,"first_page":"137","last_page":"144"},"is_retracted":false,"is_paratext":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9997,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.47205955}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7684396},{"id":"https://openalex.org/C164620267","wikidata":"https://www.wikidata.org/wiki/Q376953","display_name":"Adder","level":3,"score":0.738114},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.6865181},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.6032126},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.559781},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.5438304},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.49297023},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.49192548},{"id":"https://openalex.org/C2780598303","wikidata":"https://www.wikidata.org/wiki/Q65921492","display_name":"Flexibility (engineering)","level":2,"score":0.48793694},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.47205955},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.458894},{"id":"https://openalex.org/C204241405","wikidata":"https://www.wikidata.org/wiki/Q461499","display_name":"Transformation (genetics)","level":3,"score":0.4510429},{"id":"https://openalex.org/C77618280","wikidata":"https://www.wikidata.org/wiki/Q1155772","display_name":"Scheme (mathematics)","level":2,"score":0.4351904},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.39122784},{"id":"https://openalex.org/C94375191","wikidata":"https://www.wikidata.org/wiki/Q11205","display_name":"Arithmetic","level":1,"score":0.34058374},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.11274302},{"id":"https://openalex.org/C55493867","wikidata":"https://www.wikidata.org/wiki/Q7094","display_name":"Biochemistry","level":1,"score":0.0},{"id":"https://openalex.org/C185592680","wikidata":"https://www.wikidata.org/wiki/Q2329","display_name":"Chemistry","level":0,"score":0.0},{"id":"https://openalex.org/C104317684","wikidata":"https://www.wikidata.org/wiki/Q7187","display_name":"Gene","level":2,"score":0.0},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"is_oa":false,"landing_page_url":"https://doi.org/10.1109/icsamos.2007.4285744","pdf_url":null,"source":{"id":"https://openalex.org/S4306419420","display_name":"International Conference on Embedded Computer Systems: Architectures, Modeling, and Simulation","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_indexed_in_scopus":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.43,"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure"}],"grants":[],"datasets":[],"versions":[],"referenced_works_count":17,"referenced_works":["https://openalex.org/W1649101858","https://openalex.org/W1997941343","https://openalex.org/W2000704767","https://openalex.org/W2022341273","https://openalex.org/W2025787141","https://openalex.org/W2053661496","https://openalex.org/W2088866610","https://openalex.org/W2104683808","https://openalex.org/W2105761964","https://openalex.org/W2113560252","https://openalex.org/W2115294662","https://openalex.org/W2135050419","https://openalex.org/W2137686989","https://openalex.org/W2142490124","https://openalex.org/W2912759893","https://openalex.org/W2913800469","https://openalex.org/W4250486818"],"related_works":["https://openalex.org/W4390550886","https://openalex.org/W3217463396","https://openalex.org/W3204929712","https://openalex.org/W2790557758","https://openalex.org/W2516396101","https://openalex.org/W2144460576","https://openalex.org/W2134733504","https://openalex.org/W2081032080","https://openalex.org/W2069162780","https://openalex.org/W2015155483"],"abstract_inverted_index":{"This":[0],"paper":[1,74],"presents":[2],"a":[3,26,38,66,99],"design":[4,53],"technique":[5,17],"for":[6,55],"coarse":[7],"grained":[8],"reconfigurable":[9,68],"cores":[10],"targeting":[11],"mostly":[12],"DSP":[13],"applications.":[14],"The":[15,32,52,73],"proposed":[16],"inlines":[18],"flexibility":[19],"into":[20],"custom":[21],"carry-save-arithmetic":[22],"(CSA)":[23],"datapaths":[24,93],"exploiting":[25],"stable":[27],"and":[28,49,65],"canonical":[29,33],"interconnection":[30,34],"scheme.":[31],"is":[35,61,71],"revealed":[36],"by":[37],"uniformity":[39],"transformation":[40],"imposed":[41],"on":[42],"the":[43,56,59,77],"basic":[44],"architectures":[45],"of":[46,58,89,94],"CSA":[47,50],"multipliers":[48],"chain-adders/subtractors.":[51],"flow":[54],"implementation":[57],"core":[60],"analyzed":[62],"in":[63,102],"detail,":[64],"novel":[67],"architecture":[69,83],"prototype":[70],"presented.":[72],"concludes":[75],"with":[76,92,98],"experimental":[78],"results":[79],"showing":[80],"that":[81],"our":[82],"performs":[84],"an":[85],"average":[86],"latency":[87],"reduction":[88],"32.63%,":[90],"compared":[91],"primitive":[95],"computational":[96],"resources,":[97],"tolerable":[100],"overhead":[101],"hardware":[103],"utilization.":[104]},"cited_by_api_url":"https://api.openalex.org/works?filter=cites:W2108532231","counts_by_year":[{"year":2014,"cited_by_count":1}],"updated_date":"2025-01-18T09:02:48.061320","created_date":"2016-06-24"}