乐胖代购免代理版

{"id":"https://openalex.org/W4312355259","doi":"https://doi.org/10.1109/ickii55100.2022.9983595","title":"VLSI Implementation of RISC MCU with In-Circuit Debugger","display_name":"VLSI Implementation of RISC MCU with In-Circuit Debugger","publication_year":2022,"publication_date":"2022-07-22","ids":{"openalex":"https://openalex.org/W4312355259","doi":"https://doi.org/10.1109/ickii55100.2022.9983595"},"language":"en","primary_location":{"is_oa":false,"landing_page_url":"https://doi.org/10.1109/ickii55100.2022.9983595","pdf_url":null,"source":null,"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false},"type":"article","type_crossref":"proceedings-article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5075795022","display_name":"Mao\u2010Hsu Yen","orcid":"https://orcid.org/0000-0001-9195-4173"},"institutions":[{"id":"https://openalex.org/I153512688","display_name":"National Taiwan Ocean University","ror":"https://ror.org/03bvvnt49","country_code":"TW","type":"education","lineage":["https://openalex.org/I153512688"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Mao-Hsu Yen","raw_affiliation_strings":["Dept. of Computer Science and Engineering, National Taiwan Ocean University, Keelung, Taiwan"],"affiliations":[{"raw_affiliation_string":"Dept. of Computer Science and Engineering, National Taiwan Ocean University, Keelung, Taiwan","institution_ids":["https://openalex.org/I153512688"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5091876765","display_name":"Cheng-Hao Tsou","orcid":null},"institutions":[{"id":"https://openalex.org/I153512688","display_name":"National Taiwan Ocean University","ror":"https://ror.org/03bvvnt49","country_code":"TW","type":"education","lineage":["https://openalex.org/I153512688"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Cheng-Hao Tsou","raw_affiliation_strings":["Dept. of Computer Science and Engineering, National Taiwan Ocean University, Keelung, Taiwan"],"affiliations":[{"raw_affiliation_string":"Dept. of Computer Science and Engineering, National Taiwan Ocean University, Keelung, Taiwan","institution_ids":["https://openalex.org/I153512688"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5086619438","display_name":"Ssu-Chi Lin","orcid":null},"institutions":[{"id":"https://openalex.org/I153512688","display_name":"National Taiwan Ocean University","ror":"https://ror.org/03bvvnt49","country_code":"TW","type":"education","lineage":["https://openalex.org/I153512688"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Ssu-Chi Lin","raw_affiliation_strings":["Dept. of Computer Science and Engineering, National Taiwan Ocean University, Keelung, Taiwan"],"affiliations":[{"raw_affiliation_string":"Dept. of Computer Science and Engineering, National Taiwan Ocean University, Keelung, Taiwan","institution_ids":["https://openalex.org/I153512688"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5043903734","display_name":"Che-Wei Chang","orcid":null},"institutions":[{"id":"https://openalex.org/I1327533815","display_name":"Ministry of Economic Affairs","ror":"https://ror.org/042ge0913","country_code":"TW","type":"government","lineage":["https://openalex.org/I1327533815"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Che-Wei Chang","raw_affiliation_strings":["Dept. of Bureau of Standards, Metrology and Inspection (BSMI), Ministry of Economic Affairs, Taipei, Taiwan"],"affiliations":[{"raw_affiliation_string":"Dept. of Bureau of Standards, Metrology and Inspection (BSMI), Ministry of Economic Affairs, Taipei, Taiwan","institution_ids":["https://openalex.org/I1327533815"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101105159","display_name":"Yih\u2010Hsia Lin","orcid":null},"institutions":[{"id":"https://openalex.org/I192703390","display_name":"Ming Chuan University","ror":"https://ror.org/02pgvzy25","country_code":"TW","type":"education","lineage":["https://openalex.org/I192703390"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Yih-Hsia Lin","raw_affiliation_strings":["Dept. of Electronic Engineering, Ming Chuan University, Taoyuan, Taiwan"],"affiliations":[{"raw_affiliation_string":"Dept. of Electronic Engineering, Ming Chuan University, Taoyuan, Taiwan","institution_ids":["https://openalex.org/I192703390"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5057156335","display_name":"Yuan-Fu Ku","orcid":null},"institutions":[{"id":"https://openalex.org/I4210122797","display_name":"Electronics Testing Center","ror":"https://ror.org/034rqbg02","country_code":"TW","type":"nonprofit","lineage":["https://openalex.org/I4210122797"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Yuan-Fu Ku","raw_affiliation_strings":["Taiwan Testing and Certification Center, Taoyuan, Taiwan"],"affiliations":[{"raw_affiliation_string":"Taiwan Testing and Certification Center, Taoyuan, Taiwan","institution_ids":["https://openalex.org/I4210122797"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5023859174","display_name":"Chi-Lin Chiang","orcid":"https://orcid.org/0009-0002-2744-5694"},"institutions":[{"id":"https://openalex.org/I153512688","display_name":"National Taiwan Ocean University","ror":"https://ror.org/03bvvnt49","country_code":"TW","type":"education","lineage":["https://openalex.org/I153512688"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Chi-Lin Chiang","raw_affiliation_strings":["Dept. of Computer Science and Engineering, National Taiwan Ocean University, Keelung, Taiwan"],"affiliations":[{"raw_affiliation_string":"Dept. of Computer Science and Engineering, National Taiwan Ocean University, Keelung, Taiwan","institution_ids":["https://openalex.org/I153512688"]}]}],"institution_assertions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.0,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":0,"max":60},"biblio":{"volume":null,"issue":null,"first_page":"63","last_page":"68"},"is_retracted":false,"is_paratext":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9963,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9963,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9931,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9896,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/debugger","display_name":"Debugger","score":0.68010455},{"id":"https://openalex.org/keywords/modelsim","display_name":"ModelSim","score":0.5350415},{"id":"https://openalex.org/keywords/verilog","display_name":"Verilog","score":0.4902516}],"concepts":[{"id":"https://openalex.org/C173018170","wikidata":"https://www.wikidata.org/wiki/Q165678","display_name":"Microcontroller","level":2,"score":0.75627196},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.70986795},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.70860773},{"id":"https://openalex.org/C2778485113","wikidata":"https://www.wikidata.org/wiki/Q193231","display_name":"Debugger","level":3,"score":0.68010455},{"id":"https://openalex.org/C126298526","wikidata":"https://www.wikidata.org/wiki/Q189376","display_name":"Reduced instruction set computing","level":3,"score":0.6733337},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.5563172},{"id":"https://openalex.org/C168065819","wikidata":"https://www.wikidata.org/wiki/Q845566","display_name":"Debugging","level":2,"score":0.55013156},{"id":"https://openalex.org/C2778571676","wikidata":"https://www.wikidata.org/wiki/Q3317826","display_name":"ModelSim","level":4,"score":0.5350415},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.5059356},{"id":"https://openalex.org/C2779030575","wikidata":"https://www.wikidata.org/wiki/Q827773","display_name":"Verilog","level":3,"score":0.4902516},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.45307043},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.4260655},{"id":"https://openalex.org/C202491316","wikidata":"https://www.wikidata.org/wiki/Q272683","display_name":"Instruction set","level":2,"score":0.3371876},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.24398848},{"id":"https://openalex.org/C36941000","wikidata":"https://www.wikidata.org/wiki/Q209455","display_name":"VHDL","level":3,"score":0.18702433}],"mesh":[],"locations_count":1,"locations":[{"is_oa":false,"landing_page_url":"https://doi.org/10.1109/ickii55100.2022.9983595","pdf_url":null,"source":null,"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.62,"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure"}],"grants":[],"datasets":[],"versions":[],"referenced_works_count":2,"referenced_works":["https://openalex.org/W2093099566","https://openalex.org/W2546682986"],"related_works":["https://openalex.org/W4385625469","https://openalex.org/W4233287471","https://openalex.org/W4206439808","https://openalex.org/W2622925720","https://openalex.org/W2389765791","https://openalex.org/W2377898907","https://openalex.org/W2377135490","https://openalex.org/W2376047108","https://openalex.org/W2347617805","https://openalex.org/W2087719824"],"abstract_inverted_index":{"A":[0],"VLSI":[1,75,213],"architecture":[2,36,214],"of":[3,29,77,107,140,182],"the":[4,26,30,56,62,78,82,90,108,113,152,161,190,208,224],"NTOU_LF1826":[5,31,109,196,210],"MCU":[6,33,80,110,153,197,212],"with":[7,34,111],"an":[8,126],"ICD":[9,35,49,127],"(In-Circuit":[10],"Debugger)":[11],"is":[12,92,100,186],"proposed":[13,209],"in":[14,119],"this":[15,120],"study.":[16,121],"We":[17],"use":[18,223],"Verilog":[19],"HDL":[20],"(Hardware":[21],"Description":[22],"Language)":[23],"to":[24,54,133,203,221],"construct":[25],"Soft":[27],"IP":[28],"RISC":[32,79,211,225],"and":[37,48,66,97,115,147,175,184,215],"go":[38],"through":[39],"emulation":[40],"verification":[41],"under":[42,81,158],"ModelSim":[43],"environment.":[44],"Altera":[45],"DE10":[46],"board":[47],"software":[50,116,183],"platform":[51],"are":[52,117],"used":[53],"verify":[55],"FPGA":[57],"results.":[58],"Furthermore,":[59],"by":[60,188],"using":[61,189],"Cell-Based":[63],"design":[64],"flow":[65],"Taiwan":[67],"Semiconductor":[68],"Research":[69],"Institute":[70],"(TSRI)":[71],"EDA":[72],"cloud":[73],"platform,":[74],"implementation":[76],"TSMC":[83],"0.18":[84],"\u00b5m":[85],"CMOS":[86],"technology":[87],"reveal":[88],"that":[89,130],"size":[91],"1190":[93,95],"\u00d7":[94],"\u03bcm":[96],"clock":[98],"rate":[99],"100":[101],"MHz.":[102],"The":[103],"two":[104,144],"main":[105,179],"parts":[106],"ICD,":[112],"hardware":[114,185],"presented":[118],"For":[122],"software,":[123],"we":[124,142],"develop":[125],"in-circuit":[128,162],"debugger":[129,163],"allows":[131],"users":[132,220],"observe":[134],"internal":[135],"registers":[136],"immediately.":[137],"In":[138],"terms":[139],"hardware,":[141],"provide":[143],"modes,":[145],"Debug":[146,159],"Run.":[148],"Under":[149],"Run":[150,199],"mode,":[151,160],"processes":[154],"as":[155,167,201],"usual,":[156],"while":[157],"has":[164,198],"functions":[165],"such":[166],"Reset,":[168],"Step":[169,171],"Into,":[170],"Over,":[172],"Read":[173],"Register,":[174,177],"Write":[176],"five":[178],"functions.":[180],"Communication":[181],"conducted":[187],"SPI":[191],"(Serial":[192],"Peripheral":[193],"Interface)":[194],"protocol.":[195],"mode":[200],"default":[202],"properly":[204],"execute":[205],"programs.":[206],"Therefore,":[207],"integrated":[216],"development":[217],"environment":[218],"enable":[219],"easily":[222],"MCU.":[226]},"cited_by_api_url":"https://api.openalex.org/works?filter=cites:W4312355259","counts_by_year":[],"updated_date":"2024-12-13T15:33:53.594960","created_date":"2023-01-04"}