乐胖代购免代理版

{"id":"https://openalex.org/W2012278691","doi":"https://doi.org/10.1109/icicdt.2012.6232874","title":"Unifying design data during verification: Implementing Logic-Driven Layout analysis and debug","display_name":"Unifying design data during verification: Implementing Logic-Driven Layout analysis and debug","publication_year":2012,"publication_date":"2012-05-01","ids":{"openalex":"https://openalex.org/W2012278691","doi":"https://doi.org/10.1109/icicdt.2012.6232874","mag":"2012278691"},"language":"en","primary_location":{"is_oa":false,"landing_page_url":"https://doi.org/10.1109/icicdt.2012.6232874","pdf_url":null,"source":null,"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false},"type":"article","type_crossref":"proceedings-article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5031199055","display_name":"Kishore Kollu","orcid":null},"institutions":[],"countries":["US"],"is_corresponding":false,"raw_author_name":"Kishore Kollu","raw_affiliation_strings":["Design to Silicon Division, Mentor Graphics, Wilsonville, OR USA"],"affiliations":[{"raw_affiliation_string":"Design to Silicon Division, Mentor Graphics, Wilsonville, OR USA","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5004015839","display_name":"Trey D Jackson","orcid":"https://orcid.org/0000-0001-8457-6389"},"institutions":[],"countries":["US"],"is_corresponding":false,"raw_author_name":"Trey Jackson","raw_affiliation_strings":["Design to Silicon Division, Mentor Graphics, Wilsonville, OR USA"],"affiliations":[{"raw_affiliation_string":"Design to Silicon Division, Mentor Graphics, Wilsonville, OR USA","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5058973691","display_name":"Farhad Kharas","orcid":null},"institutions":[],"countries":["US"],"is_corresponding":false,"raw_author_name":"Farhad Kharas","raw_affiliation_strings":["Design to Silicon Division, Mentor Graphics, Wilsonville, OR USA"],"affiliations":[{"raw_affiliation_string":"Design to Silicon Division, Mentor Graphics, Wilsonville, OR USA","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5091327472","display_name":"Anant Adke","orcid":null},"institutions":[],"countries":["US"],"is_corresponding":false,"raw_author_name":"Anant Adke","raw_affiliation_strings":["Design to Silicon Division, Mentor Graphics, Wilsonville, OR USA"],"affiliations":[{"raw_affiliation_string":"Design to Silicon Division, Mentor Graphics, Wilsonville, OR USA","institution_ids":[]}]}],"institution_assertions":[],"countries_distinct_count":1,"institutions_distinct_count":0,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":1.729,"has_fulltext":true,"fulltext_origin":"ngrams","cited_by_count":9,"citation_normalized_percentile":{"value":0.792741,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":84,"max":85},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"5"},"is_retracted":false,"is_paratext":false,"primary_topic":{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9998,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9997,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/design-layout-record","display_name":"Design layout record","score":0.65695405},{"id":"https://openalex.org/keywords/logical-conjunction","display_name":"Logical conjunction","score":0.47658038},{"id":"https://openalex.org/keywords/ic-layout-editor","display_name":"IC layout editor","score":0.45756537},{"id":"https://openalex.org/keywords/limiting","display_name":"Limiting","score":0.43516016}],"concepts":[{"id":"https://openalex.org/C168065819","wikidata":"https://www.wikidata.org/wiki/Q845566","display_name":"Debugging","level":2,"score":0.7577357},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7282824},{"id":"https://openalex.org/C188817802","wikidata":"https://www.wikidata.org/wiki/Q13426855","display_name":"Physical design","level":3,"score":0.67951715},{"id":"https://openalex.org/C179145894","wikidata":"https://www.wikidata.org/wiki/Q5264353","display_name":"Design layout record","level":5,"score":0.65695405},{"id":"https://openalex.org/C2779343474","wikidata":"https://www.wikidata.org/wiki/Q3109175","display_name":"Context (archaeology)","level":2,"score":0.5652924},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5511458},{"id":"https://openalex.org/C117251300","wikidata":"https://www.wikidata.org/wiki/Q1849855","display_name":"Parametric statistics","level":2,"score":0.480462},{"id":"https://openalex.org/C21847791","wikidata":"https://www.wikidata.org/wiki/Q191081","display_name":"Logical conjunction","level":2,"score":0.47658038},{"id":"https://openalex.org/C5546195","wikidata":"https://www.wikidata.org/wiki/Q5969842","display_name":"IC layout editor","level":5,"score":0.45756537},{"id":"https://openalex.org/C36503486","wikidata":"https://www.wikidata.org/wiki/Q11235244","display_name":"Domain (mathematical analysis)","level":2,"score":0.45404494},{"id":"https://openalex.org/C188198153","wikidata":"https://www.wikidata.org/wiki/Q1613840","display_name":"Limiting","level":2,"score":0.43516016},{"id":"https://openalex.org/C115903868","wikidata":"https://www.wikidata.org/wiki/Q80993","display_name":"Software engineering","level":1,"score":0.3574613},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.3435923},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.3418438},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.29107314},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.2387056},{"id":"https://openalex.org/C26490066","wikidata":"https://www.wikidata.org/wiki/Q17006835","display_name":"Circuit extraction","level":4,"score":0.20934433},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.176658},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.114031315},{"id":"https://openalex.org/C78519656","wikidata":"https://www.wikidata.org/wiki/Q101333","display_name":"Mechanical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C151730666","wikidata":"https://www.wikidata.org/wiki/Q7205","display_name":"Paleontology","level":1,"score":0.0},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C23572009","wikidata":"https://www.wikidata.org/wiki/Q964981","display_name":"Equivalent circuit","level":3,"score":0.0},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.0},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"is_oa":false,"landing_page_url":"https://doi.org/10.1109/icicdt.2012.6232874","pdf_url":null,"source":null,"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","score":0.44,"id":"https://metadata.un.org/sdg/9"}],"grants":[],"datasets":[],"versions":[],"referenced_works_count":2,"referenced_works":["https://openalex.org/W2123047626","https://openalex.org/W2143911574"],"related_works":["https://openalex.org/W4389672975","https://openalex.org/W2376028644","https://openalex.org/W2102933388","https://openalex.org/W2070475173","https://openalex.org/W2052198094","https://openalex.org/W2044122268","https://openalex.org/W2036121598","https://openalex.org/W1994179998","https://openalex.org/W1965232212","https://openalex.org/W1939610338"],"abstract_inverted_index":{"At":[0],"65":[1],"nm":[2],"and":[3,17,57,97],"below,":[4],"parametric":[5,100],"yield":[6],"loss":[7],"has":[8,39],"become":[9],"the":[10,15,29,43,58,63],"predominant":[11],"yield-limiting":[12],"factor,":[13],"making":[14],"analysis":[16],"optimization":[18],"of":[19,32,45,54,81],"electrical":[20,33],"performance":[21],"crucial":[22],"to":[23,78,94],"market":[24],"success.":[25],"Until":[26],"now,":[27],"however,":[28],"full":[30],"efficacy":[31],"design":[34,55,82,115],"for":[35],"manufacturing":[36],"(EDFM)":[37],"tools":[38,74],"been":[40],"limited":[41],"by":[42,62],"separation":[44],"detailed":[46,52],"physical":[47],"layout":[48],"information":[49],"from":[50],"both":[51],"knowledge":[53],"intent":[56],"logical":[59],"circuits":[60],"implemented":[61],"layout.":[64],"We":[65],"introduce":[66],"a":[67,88],"Logic-Driven":[68],"Layout":[69],"Framework":[70],"that":[71],"provides":[72],"EDFM":[73],"with":[75,110],"unified":[76],"access":[77],"all":[79],"types":[80],"data":[83],"(physical,":[84],"logical,":[85],"electrical)":[86],"in":[87,113],"single":[89],"environment,":[90],"enabling":[91],"circuit":[92],"designers":[93,111],"quickly":[95],"identify":[96],"debug":[98],"potential":[99],"issues,":[101],"and,":[102],"without":[103],"losing":[104],"domain":[105],"context,":[106],"share":[107],"their":[108],"findings":[109],"working":[112],"different":[114],"domains":[116],"(logic,":[117],"layout,":[118],"manufacturing,":[119],"etc.).":[120]},"cited_by_api_url":"https://api.openalex.org/works?filter=cites:W2012278691","counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":1},{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":1},{"year":2015,"cited_by_count":4},{"year":2014,"cited_by_count":1}],"updated_date":"2024-12-23T12:50:27.629084","created_date":"2016-06-24"}