{"id":"https://openalex.org/W2164205238","doi":"https://doi.org/10.1109/icecs.2009.5410838","title":"A new methodology for constraint-driven layout design of analog circuits","display_name":"A new methodology for constraint-driven layout design of analog circuits","publication_year":2009,"publication_date":"2009-12-01","ids":{"openalex":"https://openalex.org/W2164205238","doi":"https://doi.org/10.1109/icecs.2009.5410838","mag":"2164205238"},"language":"en","primary_location":{"is_oa":false,"landing_page_url":"https://doi.org/10.1109/icecs.2009.5410838","pdf_url":null,"source":{"id":"https://openalex.org/S4363608220","display_name":"2021 28th IEEE International Conference on Electronics, Circuits, and Systems (ICECS)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false},"type":"article","type_crossref":"proceedings-article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5076004940","display_name":"Ammar Nassaj","orcid":null},"institutions":[{"id":"https://openalex.org/I78650965","display_name":"TU Dresden","ror":"https://ror.org/042aqky30","country_code":"DE","type":"education","lineage":["https://openalex.org/I78650965"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Ammar Nassaj","raw_affiliation_strings":["Institute of Electromechanical and Electronic Design, Dresden University of Technology, Dresden, Germany"],"affiliations":[{"raw_affiliation_string":"Institute of Electromechanical and Electronic Design, Dresden University of Technology, Dresden, Germany","institution_ids":["https://openalex.org/I78650965"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5070654831","display_name":"Jens Lienig","orcid":"https://orcid.org/0000-0002-2140-4587"},"institutions":[{"id":"https://openalex.org/I78650965","display_name":"TU Dresden","ror":"https://ror.org/042aqky30","country_code":"DE","type":"education","lineage":["https://openalex.org/I78650965"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Jens Lienig","raw_affiliation_strings":["Institute of Electromechanical and Electronic Design, Dresden University of Technology, Dresden, Germany"],"affiliations":[{"raw_affiliation_string":"Institute of Electromechanical and Electronic Design, Dresden University of Technology, Dresden, Germany","institution_ids":["https://openalex.org/I78650965"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5108527309","display_name":"G\u00f6ran Jerke","orcid":null},"institutions":[{"id":"https://openalex.org/I889804353","display_name":"Robert Bosch (Germany)","ror":"https://ror.org/01fe0jt45","country_code":"DE","type":"company","lineage":["https://openalex.org/I889804353"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Goran Jerke","raw_affiliation_strings":["AE/EIM, Robert Bosch GmbH, Reutlingen, Germany"],"affiliations":[{"raw_affiliation_string":"AE/EIM, Robert Bosch GmbH, Reutlingen, Germany","institution_ids":["https://openalex.org/I889804353"]}]}],"institution_assertions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":1.575,"has_fulltext":true,"fulltext_origin":"ngrams","cited_by_count":19,"citation_normalized_percentile":{"value":0.956268,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":88,"max":89},"biblio":{"volume":null,"issue":null,"first_page":"996","last_page":"999"},"is_retracted":false,"is_paratext":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9999,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9999,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11338","display_name":"Advancements in Photolithography Techniques","score":0.9964,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":0.9955,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/electronic-design-automation","display_name":"Electronic design automation","score":0.63080215},{"id":"https://openalex.org/keywords/analogue-electronics","display_name":"Analogue electronics","score":0.5148427},{"id":"https://openalex.org/keywords/power-optimization","display_name":"Power Optimization","score":0.495631}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.74068356},{"id":"https://openalex.org/C2776036281","wikidata":"https://www.wikidata.org/wiki/Q48769818","display_name":"Constraint (computer-aided design)","level":2,"score":0.63167083},{"id":"https://openalex.org/C64260653","wikidata":"https://www.wikidata.org/wiki/Q1194864","display_name":"Electronic design automation","level":2,"score":0.63080215},{"id":"https://openalex.org/C29074008","wikidata":"https://www.wikidata.org/wiki/Q174925","display_name":"Analogue electronics","level":3,"score":0.5148427},{"id":"https://openalex.org/C115901376","wikidata":"https://www.wikidata.org/wiki/Q184199","display_name":"Automation","level":2,"score":0.5113213},{"id":"https://openalex.org/C58328972","wikidata":"https://www.wikidata.org/wiki/Q184609","display_name":"Expert system","level":2,"score":0.45361757},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.3679252},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.34502983},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.23464769},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.18533978},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.12303525},{"id":"https://openalex.org/C78519656","wikidata":"https://www.wikidata.org/wiki/Q101333","display_name":"Mechanical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"is_oa":false,"landing_page_url":"https://doi.org/10.1109/icecs.2009.5410838","pdf_url":null,"source":{"id":"https://openalex.org/S4363608220","display_name":"2021 28th IEEE International Conference on Electronics, Circuits, and Systems (ICECS)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false}],"best_oa_location":null,"sustainable_development_goals":[],"grants":[],"datasets":[],"versions":[],"referenced_works_count":17,"referenced_works":["https://openalex.org/W2016160133","https://openalex.org/W2021501041","https://openalex.org/W2060498389","https://openalex.org/W2099265142","https://openalex.org/W2117754533","https://openalex.org/W2129043960","https://openalex.org/W2141964723","https://openalex.org/W2146519106","https://openalex.org/W2147845249","https://openalex.org/W2150299528","https://openalex.org/W2506224516","https://openalex.org/W2895284909","https://openalex.org/W3145852431","https://openalex.org/W3150574859","https://openalex.org/W4242842879","https://openalex.org/W4255680092","https://openalex.org/W560265616"],"related_works":["https://openalex.org/W4327500672","https://openalex.org/W4318224782","https://openalex.org/W4313341368","https://openalex.org/W3214257365","https://openalex.org/W2734663060","https://openalex.org/W2545603903","https://openalex.org/W2306682566","https://openalex.org/W2122222688","https://openalex.org/W2066877376","https://openalex.org/W1933057227"],"abstract_inverted_index":{"Layout":[0],"design":[1,18,56,72,136],"of":[2,10,16,21,43,49,105,130],"analog":[3,63,131],"integrated":[4],"circuits":[5,132],"suffers":[6],"from":[7,112],"a":[8,35,82,90],"lack":[9],"automation":[11],"due":[12],"to":[13,76,99,127],"the":[14,40,47,62,70,102,106,116,128],"multitude":[15],"complex":[17,113],"constraints.":[19,51,117],"Most":[20],"them":[22,68],"are":[23,110],"specified":[24],"and":[25,60],"considered":[26],"manually":[27],"by":[28,66,124],"expert":[29,44],"designers":[30],"(expert":[31],"knowledge).":[32],"We":[33,118],"present":[34,81],"new":[36,83],"methodology":[37,122],"that":[38,109],"enables":[39],"automatic":[41],"inclusion":[42],"knowledge":[45],"in":[46,133],"form":[48],"layout":[50,64],"The":[52,94],"resulting":[53,111],"comprehensive":[54],"constraint-driven":[55,84],"approach":[57],"allows":[58],"defining":[59],"verifying":[61],"constraints":[65],"transforming":[67],"between":[69,115],"different":[71],"domains.":[73],"In":[74],"order":[75],"verify":[77],"our":[78,121],"methodology,":[79],"we":[80],"placement":[85,129],"optimization":[86,107],"engine.":[87],"It":[88],"includes":[89],"deterministic":[91],"decision":[92,95],"maker.":[93],"maker":[96],"is":[97],"used":[98],"solve":[100],"effectively":[101],"hard":[103],"instances":[104],"problem":[108],"correlations":[114],"have":[119],"verified":[120],"successfully":[123],"applying":[125],"it":[126],"an":[134],"industrial":[135],"environment.":[137]},"cited_by_api_url":"https://api.openalex.org/works?filter=cites:W2164205238","counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":1},{"year":2020,"cited_by_count":2},{"year":2018,"cited_by_count":3},{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":2},{"year":2014,"cited_by_count":2},{"year":2013,"cited_by_count":2},{"year":2012,"cited_by_count":2}],"updated_date":"2024-12-05T06:46:53.200799","created_date":"2016-06-24"}