乐胖代购免代理版

{"id":"https://openalex.org/W2050906561","doi":"https://doi.org/10.1109/icecs.2006.379919","title":"An 11Gb/s CMOS Demultiplexer Using Redundant Multi-valued Logic","display_name":"An 11Gb/s CMOS Demultiplexer Using Redundant Multi-valued Logic","publication_year":2006,"publication_date":"2006-12-01","ids":{"openalex":"https://openalex.org/W2050906561","doi":"https://doi.org/10.1109/icecs.2006.379919","mag":"2050906561"},"language":"en","primary_location":{"is_oa":false,"landing_page_url":"https://doi.org/10.1109/icecs.2006.379919","pdf_url":null,"source":null,"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false},"type":"article","type_crossref":"proceedings-article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5037835559","display_name":"Jeong Beom Kim","orcid":"https://orcid.org/0000-0001-6230-8826"},"institutions":[{"id":"https://openalex.org/I165507594","display_name":"Kangwon National University","ror":"https://ror.org/01mh5ph17","country_code":"KR","type":"education","lineage":["https://openalex.org/I165507594"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Jeong Beom Kim","raw_affiliation_strings":["Department of Electronics Engineering, Kangwon National University, Chuncheon, Republic of Korea, Kimjb@kangwon.ac.kr"],"affiliations":[{"raw_affiliation_string":"Department of Electronics Engineering, Kangwon National University, Chuncheon, Republic of Korea, Kimjb@kangwon.ac.kr","institution_ids":["https://openalex.org/I165507594"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5007428811","display_name":"Sun Hong Ahn","orcid":null},"institutions":[{"id":"https://openalex.org/I165507594","display_name":"Kangwon National University","ror":"https://ror.org/01mh5ph17","country_code":"KR","type":"education","lineage":["https://openalex.org/I165507594"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Sun Hong Ahn","raw_affiliation_strings":["Department of Electronics Engineering, Kangwon National University, Chuncheon, Republic of Korea, ahnsh@vlsi.kangwon.ac.kr"],"affiliations":[{"raw_affiliation_string":"Department of Electronics Engineering, Kangwon National University, Chuncheon, Republic of Korea, ahnsh@vlsi.kangwon.ac.kr","institution_ids":["https://openalex.org/I165507594"]}]}],"institution_assertions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.427,"has_fulltext":true,"fulltext_origin":"ngrams","cited_by_count":1,"citation_normalized_percentile":{"value":0.28233,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":61,"max":68},"biblio":{"volume":null,"issue":null,"first_page":"838","last_page":"841"},"is_retracted":false,"is_paratext":false,"primary_topic":{"id":"https://openalex.org/T10299","display_name":"Photonic and Optical Devices","score":0.9984,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10299","display_name":"Photonic and Optical Devices","score":0.9984,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9976,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9976,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/demultiplexer","display_name":"Demultiplexer","score":0.8327378},{"id":"https://openalex.org/keywords/sequential-logic","display_name":"Sequential logic","score":0.4679258},{"id":"https://openalex.org/keywords/accumulator","display_name":"Accumulator (cryptography)","score":0.44230902},{"id":"https://openalex.org/keywords/logic-level","display_name":"Logic level","score":0.42223102}],"concepts":[{"id":"https://openalex.org/C74819829","wikidata":"https://www.wikidata.org/wiki/Q5256428","display_name":"Demultiplexer","level":4,"score":0.8327378},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.769217},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6396884},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.57707876},{"id":"https://openalex.org/C155745195","wikidata":"https://www.wikidata.org/wiki/Q1164179","display_name":"Comparator","level":3,"score":0.5581421},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.55624986},{"id":"https://openalex.org/C70970002","wikidata":"https://www.wikidata.org/wiki/Q189434","display_name":"Multiplexer","level":3,"score":0.5390906},{"id":"https://openalex.org/C198521697","wikidata":"https://www.wikidata.org/wiki/Q7142438","display_name":"Pass transistor logic","level":4,"score":0.5223385},{"id":"https://openalex.org/C79518650","wikidata":"https://www.wikidata.org/wiki/Q2081431","display_name":"Integrator","level":3,"score":0.51400435},{"id":"https://openalex.org/C162454741","wikidata":"https://www.wikidata.org/wiki/Q173359","display_name":"Logic family","level":4,"score":0.5032374},{"id":"https://openalex.org/C187075797","wikidata":"https://www.wikidata.org/wiki/Q173245","display_name":"Sequential logic","level":3,"score":0.4679258},{"id":"https://openalex.org/C2078106","wikidata":"https://www.wikidata.org/wiki/Q14906620","display_name":"Accumulator (cryptography)","level":2,"score":0.44230902},{"id":"https://openalex.org/C146569638","wikidata":"https://www.wikidata.org/wiki/Q173378","display_name":"Logic level","level":3,"score":0.42223102},{"id":"https://openalex.org/C28449271","wikidata":"https://www.wikidata.org/wiki/Q6667469","display_name":"Logic optimization","level":4,"score":0.41819495},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.3918088},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.3221627},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.26733792},{"id":"https://openalex.org/C81843906","wikidata":"https://www.wikidata.org/wiki/Q173156","display_name":"Digital electronics","level":3,"score":0.26533118},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.24788857},{"id":"https://openalex.org/C19275194","wikidata":"https://www.wikidata.org/wiki/Q222903","display_name":"Multiplexing","level":2,"score":0.2377029},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.21310231},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.17659321},{"id":"https://openalex.org/C2776257435","wikidata":"https://www.wikidata.org/wiki/Q1576430","display_name":"Bandwidth (computing)","level":2,"score":0.11198756},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.11096731}],"mesh":[],"locations_count":1,"locations":[{"is_oa":false,"landing_page_url":"https://doi.org/10.1109/icecs.2006.379919","pdf_url":null,"source":null,"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.89,"id":"https://metadata.un.org/sdg/7"}],"grants":[],"datasets":[],"versions":[],"referenced_works_count":5,"referenced_works":["https://openalex.org/W1577143671","https://openalex.org/W1891404966","https://openalex.org/W2072569245","https://openalex.org/W2128761630","https://openalex.org/W2155048225"],"related_works":["https://openalex.org/W2167525841","https://openalex.org/W2155174752","https://openalex.org/W2152533674","https://openalex.org/W2118487491","https://openalex.org/W2108907112","https://openalex.org/W2102499515","https://openalex.org/W2096750766","https://openalex.org/W2082591327","https://openalex.org/W2021357106","https://openalex.org/W1593138522"],"abstract_inverted_index":{"This":[0],"paper":[1],"proposes":[2],"an":[3,50],"11":[4,85],"Gb/s":[5,86],"CMOS":[6,78],"demultiplexer":[7],"(DEMUX)":[8],"using":[9],"a":[10,33,52,55,58],"redundant":[11,18],"multi-valued":[12,19],"logic":[13],"(RMVL).":[14],"Owing":[15],"to":[16,27],"the":[17,74,88],"data":[20,82],"conversion,":[21],"this":[22],"circuit":[23,64],"makes":[24],"it":[25],"possible":[26],"achieve":[28],"higher":[29],"operating":[30],"speeds":[31],"than":[32],"conventional":[34],"binary":[35],"logic.":[36],"The":[37,62,69,80],"implemented":[38],"DEMUX":[39],"consists":[40],"of":[41,49],"eight":[42],"integrators":[43],"and":[44,57,87],"each":[45],"integrator":[46],"is":[47,73,84,92],"composed":[48],"accumulator,":[51],"window":[53],"comparator,":[54],"decoder":[56],"D":[59],"flip":[60],"flop.":[61],"proposed":[63],"was":[65],"simulated":[66],"by":[67],"HSPICE.":[68],"technology":[70],"we":[71],"used":[72],"0.35":[75],"um":[76],"standard":[77],"process.":[79],"maximum":[81],"rate":[83],"average":[89],"power":[90],"consumption":[91],"69.43":[93],"mW.":[94]},"cited_by_api_url":"https://api.openalex.org/works?filter=cites:W2050906561","counts_by_year":[],"updated_date":"2024-12-11T01:13:51.253558","created_date":"2016-06-24"}