{"id":"https://openalex.org/W2137477656","doi":"https://doi.org/10.1109/icecs.1999.812262","title":"Implementation of virtual control circuits in dynamically reconfigurable FPGAs","display_name":"Implementation of virtual control circuits in dynamically reconfigurable FPGAs","publication_year":2003,"publication_date":"2003-01-20","ids":{"openalex":"https://openalex.org/W2137477656","doi":"https://doi.org/10.1109/icecs.1999.812262","mag":"2137477656"},"language":"en","primary_location":{"is_oa":false,"landing_page_url":"https://doi.org/10.1109/icecs.1999.812262","pdf_url":null,"source":null,"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false},"type":"article","type_crossref":"proceedings-article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5087676170","display_name":"Arnaldo S. R. Oliveira","orcid":"https://orcid.org/0000-0002-8759-3456"},"institutions":[{"id":"https://openalex.org/I60858718","display_name":"University of Aveiro","ror":"https://ror.org/00nt41z93","country_code":"PT","type":"funder","lineage":["https://openalex.org/I60858718"]}],"countries":["PT"],"is_corresponding":false,"raw_author_name":"A. Oliveira","raw_affiliation_strings":["Electronics and Telecommunications Department, University of Aveiro, Aveiro, Portugal","Universidade de Aveiro, Aveiro, Aveiro, PT"],"affiliations":[{"raw_affiliation_string":"Electronics and Telecommunications Department, University of Aveiro, Aveiro, Portugal","institution_ids":["https://openalex.org/I60858718"]},{"raw_affiliation_string":"Universidade de Aveiro, Aveiro, Aveiro, PT","institution_ids":["https://openalex.org/I60858718"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5053527505","display_name":"Valery Sklyarov","orcid":"https://orcid.org/0000-0003-0349-8329"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"V. Sklyarov","raw_affiliation_strings":[],"affiliations":[]}],"institution_assertions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.202,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.417531,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":66,"max":70},"biblio":{"volume":"1","issue":null,"first_page":"217","last_page":"220"},"is_retracted":false,"is_paratext":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9999,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9999,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9982,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9977,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/reconfigurable-computing","display_name":"Reconfigurable Computing","score":0.46202525}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.8136802},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7319406},{"id":"https://openalex.org/C167822520","wikidata":"https://www.wikidata.org/wiki/Q176452","display_name":"Finite-state machine","level":2,"score":0.66335106},{"id":"https://openalex.org/C124681953","wikidata":"https://www.wikidata.org/wiki/Q339062","display_name":"Decomposition","level":2,"score":0.57708573},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.54074126},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.49418476},{"id":"https://openalex.org/C132525143","wikidata":"https://www.wikidata.org/wiki/Q141488","display_name":"Graph","level":2,"score":0.4871747},{"id":"https://openalex.org/C142962650","wikidata":"https://www.wikidata.org/wiki/Q240838","display_name":"Reconfigurable computing","level":3,"score":0.46202525},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4357892},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.33551264},{"id":"https://openalex.org/C80444323","wikidata":"https://www.wikidata.org/wiki/Q2878974","display_name":"Theoretical computer science","level":1,"score":0.16477671},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.15606984},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.15075824},{"id":"https://openalex.org/C18903297","wikidata":"https://www.wikidata.org/wiki/Q7150","display_name":"Ecology","level":1,"score":0.0},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"is_oa":false,"landing_page_url":"https://doi.org/10.1109/icecs.1999.812262","pdf_url":null,"source":null,"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false}],"best_oa_location":null,"sustainable_development_goals":[],"grants":[],"datasets":[],"versions":[],"referenced_works_count":2,"referenced_works":["https://openalex.org/W2533974478","https://openalex.org/W4235975716"],"related_works":["https://openalex.org/W3164085601","https://openalex.org/W2914607376","https://openalex.org/W2386041993","https://openalex.org/W2152074211","https://openalex.org/W2129019972","https://openalex.org/W2126857316","https://openalex.org/W2038220260","https://openalex.org/W1967938402","https://openalex.org/W1612076744","https://openalex.org/W1522032972"],"abstract_inverted_index":{"This":[0],"paper":[1],"describes":[2],"an":[3],"approach":[4],"to":[5,24,27],"the":[6,21,58],"design":[7],"of":[8,31,57],"virtual":[9],"control":[10,33,59],"circuits":[11],"on":[12,41],"Xilinx":[13],"XC6200":[14],"dynamically":[15],"reconfigurable":[16],"FPGAs.":[17],"Virtual":[18],"capability":[19],"allows":[20],"same":[22],"hardware":[23],"be":[25],"used":[26],"implement":[28],"different":[29],"parts":[30],"a":[32],"algorithm.":[34],"The":[35,44],"specification":[36],"method":[37],"adopted":[38],"is":[39],"based":[40],"Hierarchical":[42,49],"Graph-Schemes.":[43],"circuit":[45],"implementation":[46],"model":[47],"uses":[48],"Finite":[50],"State":[51],"Machines,":[52],"which":[53],"support":[54],"top-down":[55],"decomposition":[56],"algorithms.":[60]},"abstract_inverted_index_v3":null,"cited_by_api_url":"https://api.openalex.org/works?filter=cites:W2137477656","counts_by_year":[],"updated_date":"2025-04-18T23:08:42.770266","created_date":"2016-06-24"}