乐胖代购免代理版

{"id":"https://openalex.org/W2147611743","doi":"https://doi.org/10.1109/icdcsw.2004.1284134","title":"CODACS prototype: CHIARA language and its compiler","display_name":"CODACS prototype: CHIARA language and its compiler","publication_year":2004,"publication_date":"2004-01-01","ids":{"openalex":"https://openalex.org/W2147611743","doi":"https://doi.org/10.1109/icdcsw.2004.1284134","mag":"2147611743"},"language":"en","primary_location":{"is_oa":false,"landing_page_url":"https://doi.org/10.1109/icdcsw.2004.1284134","pdf_url":null,"source":null,"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false},"type":"article","type_crossref":"proceedings-article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5034866385","display_name":"L. Verdoscia","orcid":null},"institutions":[{"id":"https://openalex.org/I3005160176","display_name":"Institute for High Performance Computing and Networking","ror":"https://ror.org/04r5fge26","country_code":"IT","type":"facility","lineage":["https://openalex.org/I3005160176","https://openalex.org/I4210155236"]},{"id":"https://openalex.org/I4210155236","display_name":"National Research Council","ror":"https://ror.org/04zaypm56","country_code":"IT","type":"nonprofit","lineage":["https://openalex.org/I4210155236"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"L. Verdoscia","raw_affiliation_strings":["Institute for High Performance Computing and Networking, National Research Council, Napoli, Italy"],"affiliations":[{"raw_affiliation_string":"Institute for High Performance Computing and Networking, National Research Council, Napoli, Italy","institution_ids":["https://openalex.org/I3005160176","https://openalex.org/I4210155236"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5051951613","display_name":"Marco Danelutto","orcid":"https://orcid.org/0000-0002-7433-376X"},"institutions":[{"id":"https://openalex.org/I108290504","display_name":"University of Pisa","ror":"https://ror.org/03ad39j10","country_code":"IT","type":"funder","lineage":["https://openalex.org/I108290504"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"M. Danelutto","raw_affiliation_strings":["Department of Computer Science, University of Pisa, Pisa, Italy"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science, University of Pisa, Pisa, Italy","institution_ids":["https://openalex.org/I108290504"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5064261053","display_name":"Roberta Esposito","orcid":"https://orcid.org/0000-0002-0051-7152"},"institutions":[{"id":"https://openalex.org/I16337185","display_name":"University of Sannio","ror":"https://ror.org/04vc81p87","country_code":"IT","type":"education","lineage":["https://openalex.org/I16337185"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"R. Esposito","raw_affiliation_strings":["Research Centre On Software Technology, University of Sannio, Benevento, Italy"],"affiliations":[{"raw_affiliation_string":"Research Centre On Software Technology, University of Sannio, Benevento, Italy","institution_ids":["https://openalex.org/I16337185"]}]}],"institution_assertions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.351,"has_fulltext":true,"fulltext_origin":"ngrams","cited_by_count":7,"citation_normalized_percentile":{"value":0.615474,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":78,"max":79},"biblio":{"volume":"4","issue":null,"first_page":"864","last_page":"870"},"is_retracted":false,"is_paratext":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9997,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9997,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9942,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10142","display_name":"Formal Methods in Verification","score":0.9905,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[],"concepts":[{"id":"https://openalex.org/C96324660","wikidata":"https://www.wikidata.org/wiki/Q205446","display_name":"Dataflow","level":2,"score":0.83497155},{"id":"https://openalex.org/C169590947","wikidata":"https://www.wikidata.org/wiki/Q47506","display_name":"Compiler","level":2,"score":0.7637103},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.760768},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.65981436},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.41077015},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3340758},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.32423437},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.06734359},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"is_oa":false,"landing_page_url":"https://doi.org/10.1109/icdcsw.2004.1284134","pdf_url":null,"source":null,"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","score":0.51,"display_name":"Industry, innovation and infrastructure"}],"grants":[],"datasets":[],"versions":[],"referenced_works_count":14,"referenced_works":["https://openalex.org/W137062347","https://openalex.org/W1485470282","https://openalex.org/W158664182","https://openalex.org/W1600303282","https://openalex.org/W1681066998","https://openalex.org/W1822968287","https://openalex.org/W1963483878","https://openalex.org/W1974169079","https://openalex.org/W2002221083","https://openalex.org/W2024409742","https://openalex.org/W2068343370","https://openalex.org/W2085709197","https://openalex.org/W2172307690","https://openalex.org/W3167378670"],"related_works":["https://openalex.org/W4251718783","https://openalex.org/W4239447582","https://openalex.org/W4236419692","https://openalex.org/W3167919718","https://openalex.org/W2998381397","https://openalex.org/W2293118914","https://openalex.org/W2171015181","https://openalex.org/W2038503502","https://openalex.org/W1998888015","https://openalex.org/W1484403103"],"abstract_inverted_index":{"We":[0,41],"present":[1],"CHIARA,":[2],"the":[3,20,28,44,47,64,72,75,88],"programming":[4,36,78,93],"language":[5,37,45],"used":[6],"to":[7,27,91],"program":[8],"CODACS":[9,29,68,92],"(a":[10],"general":[11],"purpose":[12],"dataflow":[13,30],"architecture":[14,66],"exploiting":[15],"FPGA":[16],"technology),":[17],"and":[18,46,61,67,96],"describe":[19],"compiling":[21,48],"strategies":[22],"leading":[23],"from":[24],"CHIARA":[25,32,55,89],"programs":[26,56],"graphs.":[31],"is":[33,94],"a":[34,52],"functional":[35],"based":[38],"on":[39],"Backus'FP.":[40],"designed":[42],"both":[43],"tools":[49],"in":[50],"such":[51],"way":[53],"that":[54,87],"can":[57],"be":[58],"efficiently":[59],"compiled":[60],"run":[62],"onto":[63],"overall":[65],"platform-processors":[69],"being,":[70],"for":[71],"latter,":[73],"also":[74],"low-level":[76],"(assembly)":[77],"language.":[79],"Some":[80],"preliminary":[81],"experimental":[82],"results":[83],"are":[84],"discussed,":[85],"demonstrating":[86],"approach":[90],"feasible":[95],"promising.":[97]},"abstract_inverted_index_v3":null,"cited_by_api_url":"https://api.openalex.org/works?filter=cites:W2147611743","counts_by_year":[{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":1},{"year":2014,"cited_by_count":1},{"year":2013,"cited_by_count":1},{"year":2012,"cited_by_count":1}],"updated_date":"2025-04-24T02:42:41.158264","created_date":"2016-06-24"}