{"id":"https://openalex.org/W2122875141","doi":"https://doi.org/10.1109/iccta.2007.108","title":"Process Variability-Aware Statistical Hybrid Modeling of Dynamic Power Dissipation in 65 nm CMOS Designs","display_name":"Process Variability-Aware Statistical Hybrid Modeling of Dynamic Power Dissipation in 65 nm CMOS Designs","publication_year":2007,"publication_date":"2007-03-01","ids":{"openalex":"https://openalex.org/W2122875141","doi":"https://doi.org/10.1109/iccta.2007.108","mag":"2122875141"},"language":"en","primary_location":{"is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccta.2007.108","pdf_url":null,"source":null,"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false},"type":"article","type_crossref":"proceedings-article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5108401813","display_name":"B. P. Harish","orcid":null},"institutions":[{"id":"https://openalex.org/I59270414","display_name":"Indian Institute of Science Bangalore","ror":"https://ror.org/04dese585","country_code":"IN","type":"education","lineage":["https://openalex.org/I59270414"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"B.P. Harish","raw_affiliation_strings":["Indian Institute of Science Bangalore"],"affiliations":[{"raw_affiliation_string":"Indian Institute of Science Bangalore","institution_ids":["https://openalex.org/I59270414"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5085866541","display_name":"Navakanta Bhat","orcid":"https://orcid.org/0000-0002-5356-5166"},"institutions":[{"id":"https://openalex.org/I59270414","display_name":"Indian Institute of Science Bangalore","ror":"https://ror.org/04dese585","country_code":"IN","type":"education","lineage":["https://openalex.org/I59270414"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Navakanta Bhat","raw_affiliation_strings":["Indian Institute of Science Bangalore"],"affiliations":[{"raw_affiliation_string":"Indian Institute of Science Bangalore","institution_ids":["https://openalex.org/I59270414"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5101943503","display_name":"Mahesh B. Patil","orcid":"https://orcid.org/0000-0001-8766-1044"},"institutions":[{"id":"https://openalex.org/I64295750","display_name":"Indian Institute of Technology Indore","ror":"https://ror.org/01hhf7w52","country_code":"IN","type":"education","lineage":["https://openalex.org/I64295750"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Mahesh B. Patil","raw_affiliation_strings":["Indian Institute of Technology (India)"],"affiliations":[{"raw_affiliation_string":"Indian Institute of Technology (India)","institution_ids":["https://openalex.org/I64295750"]}]}],"institution_assertions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":true,"fulltext_origin":"ngrams","cited_by_count":5,"citation_normalized_percentile":{"value":0.419308,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":78,"max":79},"biblio":{"volume":null,"issue":null,"first_page":"94","last_page":"98"},"is_retracted":false,"is_paratext":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9999,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9997,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[],"concepts":[{"id":"https://openalex.org/C135402231","wikidata":"https://www.wikidata.org/wiki/Q898440","display_name":"Dissipation","level":2,"score":0.7866894},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.72833943},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.58760756},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5598816},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.52541494},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.45224273},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.16169709},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.07621017},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C97355855","wikidata":"https://www.wikidata.org/wiki/Q11473","display_name":"Thermodynamics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccta.2007.108","pdf_url":null,"source":null,"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false}],"best_oa_location":null,"sustainable_development_goals":[],"grants":[],"datasets":[],"versions":[],"referenced_works_count":5,"referenced_works":["https://openalex.org/W1506901584","https://openalex.org/W156881855","https://openalex.org/W2140823559","https://openalex.org/W2155755017","https://openalex.org/W2165212115"],"related_works":["https://openalex.org/W4293224283","https://openalex.org/W3014521742","https://openalex.org/W2950501077","https://openalex.org/W2368601041","https://openalex.org/W2350340797","https://openalex.org/W2347486132","https://openalex.org/W2316789606","https://openalex.org/W2109445684","https://openalex.org/W2081082331","https://openalex.org/W2079984045"],"abstract_inverted_index":{"A":[0],"generalized":[1],"technique":[2,83],"is":[3,40,60],"proposed":[4,58],"for":[5,52,106,111],"modeling":[6],"the":[7,18,68,133],"effects":[8],"of":[9,28,35,84,91,136,144],"process":[10,21,116],"variations":[11,19,24,113],"on":[12,157],"dynamic":[13,26,33,75],"power":[14,27,34,76,108,134,138],"by":[15,42,72,153],"directly":[16],"relating":[17],"in":[20,25,114,129,132,151],"parameters":[22],"to":[23,45,101,109],"a":[29,36,49,63,103,158],"digital":[30],"circuit.":[31],"The":[32,57,81],"2-input":[37],"NAND":[38,69],"gate":[39,54,70,107],"characterized":[41],"mixed-mode":[43],"simulations,":[44],"be":[46],"used":[47],"as":[48],"library":[50],"element":[51],"65nm":[53],"length":[55],"technology.":[56],"methodology":[59,87],"demonstrated":[61],"with":[62,141,148],"multiplier":[64],"circuit":[65],"built":[66],"using":[67,89],"library,":[71],"characterizing":[73],"its":[74],"through":[77],"Monte":[78],"Carlo":[79],"analysis.":[80],"statistical":[82,125],"response":[85],"surface":[86],"(RSM)":[88],"design":[90,126,164],"experiments":[92],"(DOE)":[93],"and":[94],"least":[95,155],"squares":[96],"method":[97],"(LSM),":[98],"are":[99],"employed":[100],"generate":[102],"\"hybrid":[104],"model\"":[105],"account":[110],"simultaneous":[112],"multiple":[115],"parameters.":[117],"We":[118],"demonstrate":[119],"that":[120],"our":[121],"hybrid":[122],"model":[123],"based":[124],"approach":[127],"results":[128],"considerable":[130],"savings":[131],"budget":[135],"low":[137],"CMOS":[139],"designs":[140],"an":[142],"error":[143],"less":[145],"than":[146],"1%,":[147],"significant":[149],"reductions":[150],"uncertainty":[152],"at":[154],"6X":[156],"normalized":[159],"basis,":[160],"against":[161],"worst":[162],"case":[163]},"cited_by_api_url":"https://api.openalex.org/works?filter=cites:W2122875141","counts_by_year":[{"year":2012,"cited_by_count":2}],"updated_date":"2025-01-19T07:19:15.366524","created_date":"2016-06-24"}