{"id":"https://openalex.org/W2147639611","doi":"https://doi.org/10.1109/iccps.2012.42","title":"Demo Abstract: Model-Based Testing of Implantable Cardiac Devices","display_name":"Demo Abstract: Model-Based Testing of Implantable Cardiac Devices","publication_year":2012,"publication_date":"2012-04-01","ids":{"openalex":"https://openalex.org/W2147639611","doi":"https://doi.org/10.1109/iccps.2012.42","mag":"2147639611"},"language":"en","primary_location":{"is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccps.2012.42","pdf_url":null,"source":null,"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false},"type":"article","type_crossref":"proceedings-article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5042084733","display_name":"Sachin C. Sarode","orcid":"https://orcid.org/0000-0003-1856-0957"},"institutions":[{"id":"https://openalex.org/I4210143392","display_name":"University of Pennsylvania Health System","ror":"https://ror.org/04h81rw26","country_code":"US","type":"healthcare","lineage":["https://openalex.org/I4210143392"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Shilpa Sarode","raw_affiliation_strings":["Department of Electrical and System Engineering, University of Pennsylvania, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and System Engineering, University of Pennsylvania, USA","institution_ids":["https://openalex.org/I4210143392"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5017454077","display_name":"Sriram Radhakrishnan","orcid":null},"institutions":[{"id":"https://openalex.org/I4210143392","display_name":"University of Pennsylvania Health System","ror":"https://ror.org/04h81rw26","country_code":"US","type":"healthcare","lineage":["https://openalex.org/I4210143392"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Sriram Radhakrishnan","raw_affiliation_strings":["Department of Electrical and System Engineering, University of Pennsylvania, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and System Engineering, University of Pennsylvania, USA","institution_ids":["https://openalex.org/I4210143392"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5048330323","display_name":"Varun Sampath","orcid":null},"institutions":[{"id":"https://openalex.org/I4210143392","display_name":"University of Pennsylvania Health System","ror":"https://ror.org/04h81rw26","country_code":"US","type":"healthcare","lineage":["https://openalex.org/I4210143392"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Varun Sampath","raw_affiliation_strings":["Department of Electrical and System Engineering, University of Pennsylvania, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and System Engineering, University of Pennsylvania, USA","institution_ids":["https://openalex.org/I4210143392"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5053473939","display_name":"Zhihao Jiang","orcid":"https://orcid.org/0000-0002-6730-6915"},"institutions":[{"id":"https://openalex.org/I4210143392","display_name":"University of Pennsylvania Health System","ror":"https://ror.org/04h81rw26","country_code":"US","type":"healthcare","lineage":["https://openalex.org/I4210143392"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Zhihao Jiang","raw_affiliation_strings":["Department of Electrical and System Engineering, University of Pennsylvania, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and System Engineering, University of Pennsylvania, USA","institution_ids":["https://openalex.org/I4210143392"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5086742584","display_name":"Miroslav Paji\u0107","orcid":"https://orcid.org/0000-0002-5357-0117"},"institutions":[{"id":"https://openalex.org/I4210143392","display_name":"University of Pennsylvania Health System","ror":"https://ror.org/04h81rw26","country_code":"US","type":"healthcare","lineage":["https://openalex.org/I4210143392"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Miroslav Pajic","raw_affiliation_strings":["Department of Electrical and System Engineering, University of Pennsylvania, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and System Engineering, University of Pennsylvania, USA","institution_ids":["https://openalex.org/I4210143392"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5009445756","display_name":"Rahul Mangharam","orcid":"https://orcid.org/0000-0002-3388-8283"},"institutions":[{"id":"https://openalex.org/I4210143392","display_name":"University of Pennsylvania Health System","ror":"https://ror.org/04h81rw26","country_code":"US","type":"healthcare","lineage":["https://openalex.org/I4210143392"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Rahul Mangharam","raw_affiliation_strings":["Department of Electrical and System Engineering, University of Pennsylvania, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and System Engineering, University of Pennsylvania, USA","institution_ids":["https://openalex.org/I4210143392"]}]}],"institution_assertions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.278,"has_fulltext":true,"fulltext_origin":"ngrams","cited_by_count":3,"citation_normalized_percentile":{"value":0.540794,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":75,"max":78},"biblio":{"volume":null,"issue":null,"first_page":"221","last_page":"221"},"is_retracted":false,"is_paratext":false,"primary_topic":{"id":"https://openalex.org/T10142","display_name":"Formal Methods in Verification","score":0.9995,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10142","display_name":"Formal Methods in Verification","score":0.9995,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12810","display_name":"Real-time simulation and control systems","score":0.9986,"subfield":{"id":"https://openalex.org/subfields/2207","display_name":"Control and Systems Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9979,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/firmware","display_name":"Firmware","score":0.90944254},{"id":"https://openalex.org/keywords/verilog","display_name":"Verilog","score":0.47170755},{"id":"https://openalex.org/keywords/model-based-design","display_name":"Model-based design","score":0.4510814},{"id":"https://openalex.org/keywords/code","display_name":"Code (set theory)","score":0.42804193}],"concepts":[{"id":"https://openalex.org/C67212190","wikidata":"https://www.wikidata.org/wiki/Q104851","display_name":"Firmware","level":2,"score":0.90944254},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8033329},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.58994526},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5501436},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.5063628},{"id":"https://openalex.org/C2779030575","wikidata":"https://www.wikidata.org/wiki/Q827773","display_name":"Verilog","level":3,"score":0.47170755},{"id":"https://openalex.org/C195672273","wikidata":"https://www.wikidata.org/wiki/Q6888132","display_name":"Model-based design","level":2,"score":0.4510814},{"id":"https://openalex.org/C2776760102","wikidata":"https://www.wikidata.org/wiki/Q5139990","display_name":"Code (set theory)","level":3,"score":0.42804193},{"id":"https://openalex.org/C133162039","wikidata":"https://www.wikidata.org/wiki/Q1061077","display_name":"Code generation","level":3,"score":0.42425776},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.26913217},{"id":"https://openalex.org/C44154836","wikidata":"https://www.wikidata.org/wiki/Q45045","display_name":"Simulation","level":1,"score":0.22303116},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.20382765},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.12115744},{"id":"https://openalex.org/C26517878","wikidata":"https://www.wikidata.org/wiki/Q228039","display_name":"Key (lock)","level":2,"score":0.104056716},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccps.2012.42","pdf_url":null,"source":null,"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false}],"best_oa_location":null,"sustainable_development_goals":[],"grants":[],"datasets":[],"versions":[],"referenced_works_count":4,"referenced_works":["https://openalex.org/W1892497168","https://openalex.org/W1995146104","https://openalex.org/W2081324807","https://openalex.org/W2289263734"],"related_works":["https://openalex.org/W4383747461","https://openalex.org/W4291743603","https://openalex.org/W384445890","https://openalex.org/W2604877941","https://openalex.org/W2390885485","https://openalex.org/W2387264083","https://openalex.org/W2254168510","https://openalex.org/W2130241392","https://openalex.org/W2105824157","https://openalex.org/W178005583"],"abstract_inverted_index":{"The":[0,26,77,94],"heart":[1],"is":[2,137,160],"the":[3,40,51,56,58,75,89,92,104,134],"most":[4],"important":[5],"natural":[6],"realtime":[7],"system":[8],"and":[9,53,71,108,124,126,143],"its":[10],"interaction":[11],"with":[12,68],"an":[13],"implantable":[14,30,167],"artificial":[15],"pacemaker":[16,141],"make":[17],"for":[18,39,166],"a":[19,23,66,69,111,140,163],"perfect":[20],"example":[21],"of":[22,55,74,91,129,162],"Cyber-Physical":[24],"System.":[25],"increasing":[27],"complexity":[28],"in":[29,37,42,65,85],"cardiac":[31,168],"device":[32,43,169],"software":[33,60],"has":[34,61,82],"been":[35,83],"responsible,":[36],"part,":[38],"surge":[41],"recalls":[44],"due":[45],"to":[46,62,87,119,139],"firmware":[47],"problems.":[48],"To":[49],"ensure":[50],"safety":[52,146],"efficacy":[54],"device,":[57],"device's":[59],"be":[63,97],"tested":[64],"closed-loop":[67,148],"real-time":[70],"interactive":[72],"model":[73],"heart.":[76,93],"Virtual":[78],"Heart":[79],"Model":[80],"(VHM)":[81],"developed":[84],"Simulink":[86,105],"simulate":[88],"electrophysiology":[90],"VHM":[95,135],"can":[96],"automatically":[98],"translated":[99],"into":[100],"Verilog":[101],"code":[102],"using":[103],"HDL":[106],"Coder":[107],"implemented":[109],"on":[110],"FPGA":[112],"platform.":[113],"This":[114,158],"faithful":[115],"translation":[116],"enables":[117],"testing":[118],"move":[120],"freely":[121],"between":[122],"model-level":[123],"implementation-level":[125],"take":[127],"advantage":[128],"both.":[130],"In":[131],"this":[132],"demo,":[133],"implementation":[136,142],"connected":[138],"reproduces":[144],"several":[145],"critical":[147],"clinical":[149],"cases":[150],"which":[151],"will":[152],"not":[153],"arise":[154],"during":[155],"open-loop":[156],"testing.":[157],"work":[159],"part":[161],"model-based":[164],"framework":[165],"validation":[170],"&":[171],"verification.":[172]},"cited_by_api_url":"https://api.openalex.org/works?filter=cites:W2147639611","counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2017,"cited_by_count":1},{"year":2012,"cited_by_count":1}],"updated_date":"2025-01-06T04:27:46.190187","created_date":"2016-06-24"}