{"id":"https://openalex.org/W1970755039","doi":"https://doi.org/10.1109/iccd.2011.6081437","title":"3D vs. 2D analysis of FinFET logic gates under process variations","display_name":"3D vs. 2D analysis of FinFET logic gates under process variations","publication_year":2011,"publication_date":"2011-10-01","ids":{"openalex":"https://openalex.org/W1970755039","doi":"https://doi.org/10.1109/iccd.2011.6081437","mag":"1970755039"},"language":"en","primary_location":{"is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccd.2011.6081437","pdf_url":null,"source":{"id":"https://openalex.org/S4363608435","display_name":"2022 IEEE 40th International Conference on Computer Design (ICCD)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_indexed_in_scopus":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false},"type":"article","type_crossref":"proceedings-article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5022970374","display_name":"Sourindra Chaudhuri","orcid":null},"institutions":[{"id":"https://openalex.org/I20089843","display_name":"Princeton University","ror":"https://ror.org/00hx57361","country_code":"US","type":"funder","lineage":["https://openalex.org/I20089843"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Sourindra Chaudhuri","raw_affiliation_strings":["Department of Electrical Engineering, Princeton University, NJ 08544, USA."],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, Princeton University, NJ 08544, USA.","institution_ids":["https://openalex.org/I20089843"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5086131079","display_name":"Niraj K. Jha","orcid":"https://orcid.org/0000-0002-1539-0369"},"institutions":[{"id":"https://openalex.org/I20089843","display_name":"Princeton University","ror":"https://ror.org/00hx57361","country_code":"US","type":"funder","lineage":["https://openalex.org/I20089843"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Niraj K. Jha","raw_affiliation_strings":["Department of Electrical Engineering, Princeton University, NJ 08544, USA."],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, Princeton University, NJ 08544, USA.","institution_ids":["https://openalex.org/I20089843"]}]}],"institution_assertions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":4.368,"has_fulltext":true,"fulltext_origin":"ngrams","cited_by_count":22,"citation_normalized_percentile":{"value":0.83401,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":91},"biblio":{"volume":null,"issue":null,"first_page":"435","last_page":"436"},"is_retracted":false,"is_paratext":false,"primary_topic":{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9999,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9999,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9999,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.9983,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.572413},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.54545313},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.48259842},{"id":"https://openalex.org/C10418432","wikidata":"https://www.wikidata.org/wiki/Q560370","display_name":"AND gate","level":3,"score":0.44781283},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.3539006},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.32041913},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.17018303},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.10117018}],"mesh":[],"locations_count":1,"locations":[{"is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccd.2011.6081437","pdf_url":null,"source":{"id":"https://openalex.org/S4363608435","display_name":"2022 IEEE 40th International Conference on Computer Design (ICCD)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_indexed_in_scopus":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure","score":0.44}],"grants":[],"datasets":[],"versions":[],"referenced_works_count":6,"referenced_works":["https://openalex.org/W1489111899","https://openalex.org/W1971143063","https://openalex.org/W2106759508","https://openalex.org/W2109596500","https://openalex.org/W2130894801","https://openalex.org/W2160580687"],"related_works":["https://openalex.org/W4321519815","https://openalex.org/W3119688974","https://openalex.org/W2946075430","https://openalex.org/W2912276428","https://openalex.org/W2909211499","https://openalex.org/W2762653771","https://openalex.org/W2329911060","https://openalex.org/W2285967966","https://openalex.org/W2060067973","https://openalex.org/W1967469573"],"abstract_inverted_index":{"Among":[0],"various":[1],"multi-gate":[2],"structures,":[3],"FinFETs":[4],"have":[5,192],"emerged":[6],"dominant":[7],"owing":[8],"to":[9,24,39,49,78,127,191,210],"their":[10,202],"ease":[11],"of":[12,16,59,76,124,160,226,235],"fabrication.":[13],"Thus,":[14],"characterization":[15],"FinFET":[17,125,142,227],"devices/gates":[18],"needs":[19],"immediate":[20],"attention":[21],"for":[22,94,113,139],"them":[23],"become":[25],"the":[26,50,60,74,82,140,152,158,161,193,205,212,218,230,233],"industry":[27],"driver":[28],"in":[29,65,73,170,204,208,223,232],"this":[30,45,69,117,150],"decade.":[31],"Ideally,":[32],"3D":[33,129,214],"device":[34,61,97,215],"simulation":[35,130,134,225],"should":[36],"be":[37],"done":[38],"enable":[40],"accurate":[41,121],"circuit":[42],"synthesis.":[43],"However,":[44,68],"is":[46,151,244],"impractical":[47],"due":[48],"huge":[51],"CPU":[52,66],"times":[53],"required.":[54],"Simulating":[55],"a":[56,95],"2D":[57,122,133,206,219],"cross-section":[58],"yields":[62],"100-1000\u00d7":[63],"reduction":[64],"time.":[67],"introduces":[70],"significant":[71],"error,":[72],"range":[75],"10%":[77],"50%,":[79],"while":[80],"evaluating":[81],"on/off":[83],"current":[84,100],"(I":[85,104],"ON":[88],"/I":[89],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">OFF":[92],")":[93,112,183],"single":[96],"and":[98,184,198],"leakage":[99,197],"or":[101],"propagation":[102],"delay":[103],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">LEAK":[107,239],"/t":[108,240],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">D":[111,243],"logic":[114,228],"gates.":[115],"In":[116],"work,":[118],"we":[119,148],"develop":[120],"models":[123,220],"devices":[126],"capture":[128],"accuracy":[131],"with":[132],"efficiency.":[135],"We":[136,156,167,200],"report":[137],"results":[138],"22nm":[141],"technology":[143],"node.":[144],"As":[145],"far":[146],"as":[147],"know,":[149],"first":[153],"such":[154],"attempt.":[155],"establish":[157],"validity":[159],"model":[162,207],"even":[163],"under":[164],"process":[165],"variations.":[166],"target":[168],"variations":[169],"gate":[171],"length":[172],"(L":[173],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">G":[176,182],"),":[177],"workfunction":[178],"(\u03a6":[179],"fin":[185],"thickness":[186],"(TSI)":[187],"that":[188],"are":[189,221],"known":[190],"most":[194],"impact":[195],"on":[196],"delay.":[199],"adjust":[201],"values":[203],"order":[209],"mimic":[211],"actual":[213],"behavior.":[216],"When":[217],"employed":[222],"mixed-mode":[224],"gates,":[229],"error":[231],"evaluation":[234],"I":[236],"quite":[245],"small.":[246]},"abstract_inverted_index_v3":null,"cited_by_api_url":"https://api.openalex.org/works?filter=cites:W1970755039","counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2018,"cited_by_count":2},{"year":2017,"cited_by_count":3},{"year":2015,"cited_by_count":4},{"year":2014,"cited_by_count":7},{"year":2013,"cited_by_count":4},{"year":2012,"cited_by_count":1}],"updated_date":"2025-04-23T23:27:44.789124","created_date":"2016-06-24"}