乐胖代购免代理版

{"id":"https://openalex.org/W2059441802","doi":"https://doi.org/10.1109/iccd.2011.6081389","title":"Memristor-based IMPLY logic design procedure","display_name":"Memristor-based IMPLY logic design procedure","publication_year":2011,"publication_date":"2011-10-01","ids":{"openalex":"https://openalex.org/W2059441802","doi":"https://doi.org/10.1109/iccd.2011.6081389","mag":"2059441802"},"language":"en","primary_location":{"is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccd.2011.6081389","pdf_url":null,"source":{"id":"https://openalex.org/S4363608435","display_name":"2022 IEEE 40th International Conference on Computer Design (ICCD)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_indexed_in_scopus":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false},"type":"article","type_crossref":"proceedings-article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5014138496","display_name":"Shahar Kvatinsky","orcid":"https://orcid.org/0000-0001-7277-7271"},"institutions":[{"id":"https://openalex.org/I174306211","display_name":"Technion \u2013 Israel Institute of Technology","ror":"https://ror.org/03qryx823","country_code":"IL","type":"funder","lineage":["https://openalex.org/I174306211"]}],"countries":["IL"],"is_corresponding":false,"raw_author_name":"Shahar Kvatinsky","raw_affiliation_strings":["Dept. of Electrical Engineering Technion - Israel Institute of Technology, Haifa 32000, Israel#TAB#"],"affiliations":[{"raw_affiliation_string":"Dept. of Electrical Engineering Technion - Israel Institute of Technology, Haifa 32000, Israel#TAB#","institution_ids":["https://openalex.org/I174306211"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5051888366","display_name":"Avinoam Kolodny","orcid":null},"institutions":[{"id":"https://openalex.org/I174306211","display_name":"Technion \u2013 Israel Institute of Technology","ror":"https://ror.org/03qryx823","country_code":"IL","type":"funder","lineage":["https://openalex.org/I174306211"]}],"countries":["IL"],"is_corresponding":false,"raw_author_name":"Avinoam Kolodny","raw_affiliation_strings":["Dept. of Electrical Engineering Technion - Israel Institute of Technology, Haifa 32000, Israel#TAB#"],"affiliations":[{"raw_affiliation_string":"Dept. of Electrical Engineering Technion - Israel Institute of Technology, Haifa 32000, Israel#TAB#","institution_ids":["https://openalex.org/I174306211"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5048636328","display_name":"Uri Weiser","orcid":"https://orcid.org/0009-0005-3800-8272"},"institutions":[{"id":"https://openalex.org/I174306211","display_name":"Technion \u2013 Israel Institute of Technology","ror":"https://ror.org/03qryx823","country_code":"IL","type":"funder","lineage":["https://openalex.org/I174306211"]}],"countries":["IL"],"is_corresponding":false,"raw_author_name":"Uri C. Weiser","raw_affiliation_strings":["Dept. of Electrical Engineering Technion - Israel Institute of Technology, Haifa 32000, Israel#TAB#"],"affiliations":[{"raw_affiliation_string":"Dept. of Electrical Engineering Technion - Israel Institute of Technology, Haifa 32000, Israel#TAB#","institution_ids":["https://openalex.org/I174306211"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5053517349","display_name":"Eby G. Friedman","orcid":"https://orcid.org/0000-0002-5549-7160"},"institutions":[{"id":"https://openalex.org/I5388228","display_name":"University of Rochester","ror":"https://ror.org/022kthw22","country_code":"US","type":"funder","lineage":["https://openalex.org/I5388228"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Eby G. Friedman","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Rochester, NY 14627, USA."],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Rochester, NY 14627, USA.","institution_ids":["https://openalex.org/I5388228"]}]}],"institution_assertions":[],"countries_distinct_count":2,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":10.919,"has_fulltext":true,"fulltext_origin":"ngrams","cited_by_count":141,"citation_normalized_percentile":{"value":0.999954,"is_in_top_1_percent":true,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":98,"max":99},"biblio":{"volume":null,"issue":null,"first_page":"142","last_page":"147"},"is_retracted":false,"is_paratext":false,"primary_topic":{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11601","display_name":"Neuroscience and Neural Engineering","score":0.9979,"subfield":{"id":"https://openalex.org/subfields/2804","display_name":"Cellular and Molecular Neuroscience"},"field":{"id":"https://openalex.org/fields/28","display_name":"Neuroscience"},"domain":{"id":"https://openalex.org/domains/1","display_name":"Life Sciences"}},{"id":"https://openalex.org/T12122","display_name":"Physical Unclonable Functions (PUFs) and Hardware Security","score":0.9949,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/memristor","display_name":"Memristor","score":0.9811828},{"id":"https://openalex.org/keywords/memistor","display_name":"Memistor","score":0.71093917}],"concepts":[{"id":"https://openalex.org/C150072547","wikidata":"https://www.wikidata.org/wiki/Q212923","display_name":"Memristor","level":2,"score":0.9811828},{"id":"https://openalex.org/C1895703","wikidata":"https://www.wikidata.org/wiki/Q6034938","display_name":"Memistor","level":4,"score":0.71093917},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.6719326},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.59201646},{"id":"https://openalex.org/C198521697","wikidata":"https://www.wikidata.org/wiki/Q7142438","display_name":"Pass transistor logic","level":4,"score":0.5632114},{"id":"https://openalex.org/C162454741","wikidata":"https://www.wikidata.org/wiki/Q173359","display_name":"Logic family","level":4,"score":0.5041071},{"id":"https://openalex.org/C10418432","wikidata":"https://www.wikidata.org/wiki/Q560370","display_name":"AND gate","level":3,"score":0.47596353},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.45864326},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.45142618},{"id":"https://openalex.org/C182019814","wikidata":"https://www.wikidata.org/wiki/Q1143830","display_name":"Resistive random-access memory","level":3,"score":0.2757982},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.2516795},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.21820518},{"id":"https://openalex.org/C81843906","wikidata":"https://www.wikidata.org/wiki/Q173156","display_name":"Digital electronics","level":3,"score":0.21720728},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.19479346},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.14162955},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.13598835}],"mesh":[],"locations_count":1,"locations":[{"is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccd.2011.6081389","pdf_url":null,"source":{"id":"https://openalex.org/S4363608435","display_name":"2022 IEEE 40th International Conference on Computer Design (ICCD)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_indexed_in_scopus":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false}],"best_oa_location":null,"sustainable_development_goals":[],"grants":[],"datasets":[],"versions":[],"referenced_works_count":16,"referenced_works":["https://openalex.org/W1518236483","https://openalex.org/W1968288892","https://openalex.org/W2004640050","https://openalex.org/W2008901850","https://openalex.org/W2025674646","https://openalex.org/W2058878560","https://openalex.org/W2107969613","https://openalex.org/W2111173832","https://openalex.org/W2112181056","https://openalex.org/W2114601852","https://openalex.org/W2122148191","https://openalex.org/W2137249916","https://openalex.org/W2141071915","https://openalex.org/W2149055332","https://openalex.org/W2162651880","https://openalex.org/W2603064927"],"related_works":["https://openalex.org/W4385367273","https://openalex.org/W4283019775","https://openalex.org/W4251693286","https://openalex.org/W3170109256","https://openalex.org/W2797315502","https://openalex.org/W2290310756","https://openalex.org/W2185262500","https://openalex.org/W2163054919","https://openalex.org/W2059441802","https://openalex.org/W1543954628"],"abstract_inverted_index":{"Memristors":[0],"can":[1],"be":[2],"used":[3,79],"as":[4,39,53,105],"logic":[5,26,49,95],"gates.":[6],"No":[7],"design":[8,20,36,58],"methodology":[9],"exists,":[10],"however,":[11],"for":[12,65,91],"memristor-based":[13],"combinatorial":[14],"logic.":[15],"In":[16],"this":[17],"paper,":[18],"the":[19,40,67,77],"and":[21,35,47,70,97],"behavior":[22,50],"of":[23,55],"a":[24,83,98,106,109],"memristive-based":[25],"gate":[27,31],"-":[28,32,82,88],"an":[29,56,93],"IMPLY":[30,94],"are":[33,51],"presented":[34],"issues":[37],"such":[38,104],"tradeoff":[41],"between":[42],"speed":[43],"(fast":[44],"write":[45,68],"times)":[46],"correct":[48],"described,":[52],"part":[54],"overall":[57],"methodology.":[59],"A":[60],"memristor":[61,80,87,100,107],"model":[62,81,101],"is":[63,74,89,102],"described":[64],"determining":[66],"time":[69],"state":[71],"drift.":[72],"It":[73],"shown":[75],"that":[76],"widely":[78],"linear":[84],"ion":[85],"drift":[86],"impractical":[90],"characterizing":[92],"gate,":[96],"different":[99],"necessary":[103],"with":[108],"current":[110],"threshold.":[111]},"abstract_inverted_index_v3":null,"cited_by_api_url":"https://api.openalex.org/works?filter=cites:W2059441802","counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":6},{"year":2023,"cited_by_count":9},{"year":2022,"cited_by_count":11},{"year":2021,"cited_by_count":13},{"year":2020,"cited_by_count":7},{"year":2019,"cited_by_count":9},{"year":2018,"cited_by_count":16},{"year":2017,"cited_by_count":13},{"year":2016,"cited_by_count":12},{"year":2015,"cited_by_count":12},{"year":2014,"cited_by_count":17},{"year":2013,"cited_by_count":8},{"year":2012,"cited_by_count":5}],"updated_date":"2025-04-16T06:12:00.272159","created_date":"2016-06-24"}