{"id":"https://openalex.org/W2005494007","doi":"https://doi.org/10.1109/iccd.2011.6081374","title":"A machine learning approach to modeling power and performance of chip multiprocessors","display_name":"A machine learning approach to modeling power and performance of chip multiprocessors","publication_year":2011,"publication_date":"2011-10-01","ids":{"openalex":"https://openalex.org/W2005494007","doi":"https://doi.org/10.1109/iccd.2011.6081374","mag":"2005494007"},"language":"en","primary_location":{"is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccd.2011.6081374","pdf_url":null,"source":{"id":"https://openalex.org/S4363608435","display_name":"2022 IEEE 40th International Conference on Computer Design (ICCD)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_indexed_in_scopus":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false},"type":"article","type_crossref":"proceedings-article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5001067302","display_name":"Changshu Zhang","orcid":null},"institutions":[{"id":"https://openalex.org/I102149020","display_name":"University of North Carolina at Charlotte","ror":"https://ror.org/04dawnj30","country_code":"US","type":"funder","lineage":["https://openalex.org/I102149020"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Changshu Zhang","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of North Carolina at Charlotte, USA."],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of North Carolina at Charlotte, USA.","institution_ids":["https://openalex.org/I102149020"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5044561738","display_name":"Arun Ravindran","orcid":null},"institutions":[{"id":"https://openalex.org/I102149020","display_name":"University of North Carolina at Charlotte","ror":"https://ror.org/04dawnj30","country_code":"US","type":"funder","lineage":["https://openalex.org/I102149020"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Arun Ravindran","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of North Carolina at Charlotte, USA."],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of North Carolina at Charlotte, USA.","institution_ids":["https://openalex.org/I102149020"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5070209939","display_name":"Kushal Datta","orcid":"https://orcid.org/0000-0003-1608-6040"},"institutions":[{"id":"https://openalex.org/I102149020","display_name":"University of North Carolina at Charlotte","ror":"https://ror.org/04dawnj30","country_code":"US","type":"funder","lineage":["https://openalex.org/I102149020"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Kushal Datta","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of North Carolina at Charlotte, USA."],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of North Carolina at Charlotte, USA.","institution_ids":["https://openalex.org/I102149020"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101848214","display_name":"Arindam Mukherjee","orcid":"https://orcid.org/0000-0001-5505-6536"},"institutions":[{"id":"https://openalex.org/I102149020","display_name":"University of North Carolina at Charlotte","ror":"https://ror.org/04dawnj30","country_code":"US","type":"funder","lineage":["https://openalex.org/I102149020"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Arindam Mukherjee","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of North Carolina at Charlotte, USA."],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of North Carolina at Charlotte, USA.","institution_ids":["https://openalex.org/I102149020"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5006521268","display_name":"Bharat Joshi","orcid":"https://orcid.org/0000-0003-3500-1292"},"institutions":[{"id":"https://openalex.org/I102149020","display_name":"University of North Carolina at Charlotte","ror":"https://ror.org/04dawnj30","country_code":"US","type":"funder","lineage":["https://openalex.org/I102149020"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Bharat Joshi","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of North Carolina at Charlotte, USA."],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of North Carolina at Charlotte, USA.","institution_ids":["https://openalex.org/I102149020"]}]}],"institution_assertions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.174,"has_fulltext":true,"fulltext_origin":"ngrams","cited_by_count":5,"citation_normalized_percentile":{"value":0.534474,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":80,"max":81},"biblio":{"volume":null,"issue":null,"first_page":null,"last_page":null},"is_retracted":false,"is_paratext":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9999,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9999,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9995,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9994,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/microarchitecture","display_name":"Microarchitecture","score":0.724317},{"id":"https://openalex.org/keywords/kernel","display_name":"Kernel (algebra)","score":0.66944015},{"id":"https://openalex.org/keywords/design-space-exploration","display_name":"Design space exploration","score":0.46314096}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.78884465},{"id":"https://openalex.org/C107598950","wikidata":"https://www.wikidata.org/wiki/Q259864","display_name":"Microarchitecture","level":2,"score":0.724317},{"id":"https://openalex.org/C74193536","wikidata":"https://www.wikidata.org/wiki/Q574844","display_name":"Kernel (algebra)","level":2,"score":0.66944015},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.5021007},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.48231673},{"id":"https://openalex.org/C2776221188","wikidata":"https://www.wikidata.org/wiki/Q21072556","display_name":"Design space exploration","level":2,"score":0.46314096},{"id":"https://openalex.org/C135402231","wikidata":"https://www.wikidata.org/wiki/Q898440","display_name":"Dissipation","level":2,"score":0.46084997},{"id":"https://openalex.org/C99844830","wikidata":"https://www.wikidata.org/wiki/Q102441924","display_name":"Scaling","level":2,"score":0.44677332},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.44304076},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.38914815},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.3719111},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.35762954},{"id":"https://openalex.org/C119857082","wikidata":"https://www.wikidata.org/wiki/Q2539","display_name":"Machine learning","level":1,"score":0.3427},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C114614502","wikidata":"https://www.wikidata.org/wiki/Q76592","display_name":"Combinatorics","level":1,"score":0.0},{"id":"https://openalex.org/C97355855","wikidata":"https://www.wikidata.org/wiki/Q11473","display_name":"Thermodynamics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccd.2011.6081374","pdf_url":null,"source":{"id":"https://openalex.org/S4363608435","display_name":"2022 IEEE 40th International Conference on Computer Design (ICCD)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_indexed_in_scopus":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","score":0.51,"display_name":"Industry, innovation and infrastructure"}],"grants":[],"datasets":[],"versions":[],"referenced_works_count":17,"referenced_works":["https://openalex.org/W1497960466","https://openalex.org/W1510073064","https://openalex.org/W1571599052","https://openalex.org/W1960771887","https://openalex.org/W2093642451","https://openalex.org/W2101528975","https://openalex.org/W2107773544","https://openalex.org/W2108880814","https://openalex.org/W2132219981","https://openalex.org/W2153456949","https://openalex.org/W2157070686","https://openalex.org/W2158237256","https://openalex.org/W2165200626","https://openalex.org/W2171195786","https://openalex.org/W2461867464","https://openalex.org/W3145095675","https://openalex.org/W4285719527"],"related_works":["https://openalex.org/W4387251174","https://openalex.org/W4386869637","https://openalex.org/W4293143707","https://openalex.org/W3009555776","https://openalex.org/W2809170821","https://openalex.org/W2169880332","https://openalex.org/W2164091863","https://openalex.org/W2151754850","https://openalex.org/W2099305970","https://openalex.org/W2087838646"],"abstract_inverted_index":{"Exploring":[0],"the":[1,11,21,49,73,85,110,117,128],"vast":[2],"microarchitectural":[3],"design":[4,51,118],"space":[5,119],"of":[6,14,78,87,116,125],"chip":[7],"multiprocessors":[8],"(CMPs)":[9],"through":[10],"traditional":[12],"approach":[13],"exhaustive":[15],"simulations":[16],"is":[17],"impractical":[18],"due":[19],"to":[20,71,103,108],"long":[22],"simulation":[23],"times":[24],"and":[25,58,76,134],"its":[26],"super-linear":[27],"increase":[28],"with":[29,45],"core":[30],"scaling.":[31],"Kernel":[32,66],"based":[33],"statistical":[34],"machine":[35,61],"learning":[36,62],"algorithms":[37],"can":[38],"potentially":[39],"help":[40],"predict":[41,72],"multiple":[42],"performance":[43,77],"metrics":[44],"non-linear":[46],"dependence":[47],"on":[48,83],"CMP":[50,91,101],"parameters.":[52],"In":[53],"this":[54],"paper,":[55],"we":[56,81,120],"describe":[57],"evaluate":[59],"a":[60,88,98,122],"framework":[63],"that":[64],"uses":[65],"Canonical":[67],"Correlation":[68],"Analysis":[69],"(KCCA)":[70],"power":[74,132],"dissipation":[75,133],"CMPs.":[79],"Specifically":[80],"focus":[82],"modeling":[84],"microarchitecture":[86],"highly":[89],"multithreaded":[90],"targeted":[92],"towards":[93],"packet":[94],"processing.":[95],"We":[96],"use":[97],"cycle":[99],"accurate":[100],"simulator":[102],"generate":[104],"training":[105],"samples":[106],"required":[107],"build":[109],"model.":[111],"Despite":[112],"sampling":[113],"only":[114],"0.016%":[115],"observe":[121],"median":[123],"error":[124],"6-10%":[126],"in":[127],"KCCA":[129],"predicted":[130],"processor":[131],"performance.":[135]},"abstract_inverted_index_v3":null,"cited_by_api_url":"https://api.openalex.org/works?filter=cites:W2005494007","counts_by_year":[{"year":2021,"cited_by_count":1},{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":1},{"year":2014,"cited_by_count":1},{"year":2013,"cited_by_count":1}],"updated_date":"2025-04-23T04:07:36.160783","created_date":"2016-06-24"}