乐胖代购免代理版

{"id":"https://openalex.org/W2158999544","doi":"https://doi.org/10.1109/iccd.2007.4601894","title":"FPGA routing architecture analysis under variations","display_name":"FPGA routing architecture analysis under variations","publication_year":2007,"publication_date":"2007-10-01","ids":{"openalex":"https://openalex.org/W2158999544","doi":"https://doi.org/10.1109/iccd.2007.4601894","mag":"2158999544"},"language":"en","primary_location":{"is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccd.2007.4601894","pdf_url":null,"source":null,"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false},"type":"article","type_crossref":"proceedings-article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5078427610","display_name":"Suresh Srinivasan","orcid":"https://orcid.org/0000-0002-0228-8795"},"institutions":[{"id":"https://openalex.org/I130769515","display_name":"Pennsylvania State University","ror":"https://ror.org/04p491231","country_code":"US","type":"education","lineage":["https://openalex.org/I130769515"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Suresh Srinivasan","raw_affiliation_strings":["Department of Computer Science and Engineering, Pennsylvania State University, PA, USA"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science and Engineering, Pennsylvania State University, PA, USA","institution_ids":["https://openalex.org/I130769515"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5089520058","display_name":"Prasanth Mangalagiri","orcid":null},"institutions":[{"id":"https://openalex.org/I130769515","display_name":"Pennsylvania State University","ror":"https://ror.org/04p491231","country_code":"US","type":"education","lineage":["https://openalex.org/I130769515"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Prasanth Mangalagiri","raw_affiliation_strings":["Department of Computer Science and Engineering, Pennsylvania State University, PA, USA"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science and Engineering, Pennsylvania State University, PA, USA","institution_ids":["https://openalex.org/I130769515"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100385336","display_name":"Yuan Xie","orcid":"https://orcid.org/0000-0003-2093-1788"},"institutions":[{"id":"https://openalex.org/I130769515","display_name":"Pennsylvania State University","ror":"https://ror.org/04p491231","country_code":"US","type":"education","lineage":["https://openalex.org/I130769515"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Yuan Xie","raw_affiliation_strings":["Department of Computer Science and Engineering, Pennsylvania State University, PA, USA"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science and Engineering, Pennsylvania State University, PA, USA","institution_ids":["https://openalex.org/I130769515"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5103547260","display_name":"N. Vijaykrishnan","orcid":null},"institutions":[{"id":"https://openalex.org/I130769515","display_name":"Pennsylvania State University","ror":"https://ror.org/04p491231","country_code":"US","type":"education","lineage":["https://openalex.org/I130769515"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"N. Vijaykrishnan","raw_affiliation_strings":["Department of Computer Science and Engineering, Pennsylvania State University, PA, USA"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science and Engineering, Pennsylvania State University, PA, USA","institution_ids":["https://openalex.org/I130769515"]}]}],"institution_assertions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":true,"fulltext_origin":"ngrams","cited_by_count":0,"citation_normalized_percentile":{"value":0.0,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":0,"max":63},"biblio":{"volume":null,"issue":null,"first_page":"152","last_page":"157"},"is_retracted":false,"is_paratext":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9999,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9999,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/leakage","display_name":"Leakage (economics)","score":0.5690434}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.8645365},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.6691512},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.61651564},{"id":"https://openalex.org/C2777042071","wikidata":"https://www.wikidata.org/wiki/Q6509304","display_name":"Leakage (economics)","level":2,"score":0.5690434},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.5442633},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.49087507},{"id":"https://openalex.org/C99844830","wikidata":"https://www.wikidata.org/wiki/Q102441924","display_name":"Scaling","level":2,"score":0.475059},{"id":"https://openalex.org/C188817802","wikidata":"https://www.wikidata.org/wiki/Q13426855","display_name":"Physical design","level":3,"score":0.4245101},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.42096406},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.38772815},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3403702},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.21929848},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.19439635},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.14581347},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.10449764},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C139719470","wikidata":"https://www.wikidata.org/wiki/Q39680","display_name":"Macroeconomics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccd.2007.4601894","pdf_url":null,"source":null,"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","score":0.58,"display_name":"Industry, innovation and infrastructure"}],"grants":[],"datasets":[],"versions":[],"referenced_works_count":16,"referenced_works":["https://openalex.org/W1507396157","https://openalex.org/W1525409241","https://openalex.org/W2109100207","https://openalex.org/W2115596773","https://openalex.org/W2120566121","https://openalex.org/W2125737642","https://openalex.org/W2133877139","https://openalex.org/W2139637699","https://openalex.org/W2140839100","https://openalex.org/W2157210245","https://openalex.org/W2157406114","https://openalex.org/W2159361123","https://openalex.org/W2160181362","https://openalex.org/W2161344439","https://openalex.org/W2161359960","https://openalex.org/W4214538772"],"related_works":["https://openalex.org/W4247095439","https://openalex.org/W4238844454","https://openalex.org/W2146286671","https://openalex.org/W2135664150","https://openalex.org/W2121036163","https://openalex.org/W2118796996","https://openalex.org/W2110969704","https://openalex.org/W2102547348","https://openalex.org/W2098419840","https://openalex.org/W1966764473"],"abstract_inverted_index":{"Systems":[0],"with":[1,33,43],"the":[2,28,36,40,55,68,76,81,84,116,127,142,148],"combined":[3],"features":[4],"of":[5,58,102,147,158],"ASICs":[6,34],"and":[7,88,118,144,153,160],"field":[8],"programmable":[9],"gate":[10,64],"arrays(FPGAs)":[11],"are":[12,72],"increasingly":[13],"being":[14],"considered":[15],"as":[16],"technology":[17,29],"forerunners":[18],"looking":[19],"at":[20],"their":[21],"extraordinary":[22],"benefits.":[23],"This":[24,121],"drags":[25],"FPGAs":[26,71],"into":[27,126],"scaling":[30],"race":[31],"along":[32],"exposing":[35],"FPGA":[37,108,149],"industries":[38],"to":[39,114,130],"problems":[41],"associated":[42],"scaling.":[44],"Extensive":[45],"process":[46],"variations":[47,79],"is":[48,124],"one":[49],"such":[50],"issue":[51],"which":[52,139],"directly":[53],"impacts":[54],"profit":[56],"margins":[57],"hardware":[59],"design":[60],"beyond":[61],"65":[62],"nm":[63],"length":[65],"technology.":[66],"Since":[67],"resources":[69],"in":[70,80,106],"primarily":[73],"dominated":[74],"by":[75,110,163],"interconnect":[77,82],"fabric,":[78],"impacting":[83],"critical":[85],"path":[86],"timing":[87,117,145,161],"leakage":[89,119,143,155],"yield":[90,146,156,162],"needs":[91],"rigorous":[92],"analysis.":[93],"In":[94],"this":[95],"work":[96],"we":[97],"provide":[98],"a":[99,111,132],"statistical":[100,112,122],"modeling":[101],"individual":[103],"routing":[104,128,136],"components":[105],"an":[107],"followed":[109],"methodology":[113],"analyze":[115],"distribution.":[120],"model":[123,131],"incorporated":[125],"algorithm":[129,137],"new":[133],"statistically":[134],"intelligent":[135],"(SIRA),":[138],"simultaneously":[140],"optimizes":[141],"device.":[150],"We":[151],"demonstrate":[152],"average":[154],"increase":[157],"9%":[159],"11%":[164],"using":[165],"our":[166],"final":[167],"algorithm.":[168]},"cited_by_api_url":"https://api.openalex.org/works?filter=cites:W2158999544","counts_by_year":[],"updated_date":"2024-12-24T13:30:10.896666","created_date":"2016-06-24"}