乐胖代购免代理版

{"id":"https://openalex.org/W2168444726","doi":"https://doi.org/10.1109/iccd.2001.955075","title":"An algorithm for dynamically reconfigurable FPGA placement","display_name":"An algorithm for dynamically reconfigurable FPGA placement","publication_year":2002,"publication_date":"2002-11-13","ids":{"openalex":"https://openalex.org/W2168444726","doi":"https://doi.org/10.1109/iccd.2001.955075","mag":"2168444726"},"language":"en","primary_location":{"is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccd.2001.955075","pdf_url":null,"source":null,"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false},"type":"article","type_crossref":"proceedings-article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5034236256","display_name":"Guangming Wu","orcid":"https://orcid.org/0000-0002-2358-5262"},"institutions":[{"id":"https://openalex.org/I4210112569","display_name":"Nanhua University","ror":"https://ror.org/01tfbz441","country_code":"TW","type":"education","lineage":["https://openalex.org/I4210112569"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"None Guang-Ming Wu","raw_affiliation_strings":["Department of Information Management, Nanhua University, Chiayi, Taiwan"],"affiliations":[{"raw_affiliation_string":"Department of Information Management, Nanhua University, Chiayi, Taiwan","institution_ids":["https://openalex.org/I4210112569"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5091146878","display_name":"Jai-Ming Lin","orcid":"https://orcid.org/0000-0001-8637-2144"},"institutions":[{"id":"https://openalex.org/I148366613","display_name":"National Yang Ming Chiao Tung University","ror":"https://ror.org/00se2k293","country_code":"TW","type":"funder","lineage":["https://openalex.org/I148366613"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"None Jai-Ming Lin","raw_affiliation_strings":["Department of Computer and Information Science, National Chiao Tung University, Hsinchu, Taiwan"],"affiliations":[{"raw_affiliation_string":"Department of Computer and Information Science, National Chiao Tung University, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I148366613"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5018371636","display_name":"Yao\u2010Wen Chang","orcid":"https://orcid.org/0000-0002-0564-5719"},"institutions":[{"id":"https://openalex.org/I16733864","display_name":"National Taiwan University","ror":"https://ror.org/05bqach95","country_code":"TW","type":"funder","lineage":["https://openalex.org/I16733864"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"None Yao-Wen Chang","raw_affiliation_strings":["Department of Electrical Engineering, National Taiwan University, Taipei, Taiwan"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, National Taiwan University, Taipei, Taiwan","institution_ids":["https://openalex.org/I16733864"]}]}],"institution_assertions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":true,"fulltext_origin":"ngrams","cited_by_count":6,"citation_normalized_percentile":{"value":0.721293,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":75,"max":76},"biblio":{"volume":null,"issue":null,"first_page":"501","last_page":"504"},"is_retracted":false,"is_paratext":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9999,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9999,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9996,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9985,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/processor-scheduling","display_name":"Processor scheduling","score":0.42457414}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.743611},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.67097133},{"id":"https://openalex.org/C176217482","wikidata":"https://www.wikidata.org/wiki/Q860554","display_name":"Metric (unit)","level":2,"score":0.6012879},{"id":"https://openalex.org/C206729178","wikidata":"https://www.wikidata.org/wiki/Q2271896","display_name":"Scheduling (production processes)","level":2,"score":0.57914823},{"id":"https://openalex.org/C77618280","wikidata":"https://www.wikidata.org/wiki/Q1155772","display_name":"Scheme (mathematics)","level":2,"score":0.5031201},{"id":"https://openalex.org/C2984118289","wikidata":"https://www.wikidata.org/wiki/Q29954","display_name":"Power consumption","level":3,"score":0.49755242},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.48630866},{"id":"https://openalex.org/C2984822820","wikidata":"https://www.wikidata.org/wiki/Q1123036","display_name":"Processor scheduling","level":3,"score":0.42457414},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.3556381},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.35105747},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.33692378},{"id":"https://openalex.org/C126255220","wikidata":"https://www.wikidata.org/wiki/Q141495","display_name":"Mathematical optimization","level":1,"score":0.26792824},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.26709574},{"id":"https://openalex.org/C68387754","wikidata":"https://www.wikidata.org/wiki/Q7271585","display_name":"Schedule","level":2,"score":0.13604829},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.13509977},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.087920755},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C21547014","wikidata":"https://www.wikidata.org/wiki/Q1423657","display_name":"Operations management","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccd.2001.955075","pdf_url":null,"source":null,"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.89,"id":"https://metadata.un.org/sdg/7"}],"grants":[],"datasets":[],"versions":[],"referenced_works_count":15,"referenced_works":["https://openalex.org/W186330905","https://openalex.org/W1989046334","https://openalex.org/W1992450290","https://openalex.org/W2024060531","https://openalex.org/W2038084901","https://openalex.org/W2082222980","https://openalex.org/W2095117703","https://openalex.org/W2115512913","https://openalex.org/W2120985183","https://openalex.org/W2125990954","https://openalex.org/W2128239317","https://openalex.org/W2155814884","https://openalex.org/W4236269389","https://openalex.org/W4250174038","https://openalex.org/W4285719527"],"related_works":["https://openalex.org/W4200391368","https://openalex.org/W2752178021","https://openalex.org/W2366961778","https://openalex.org/W2355315220","https://openalex.org/W2316202402","https://openalex.org/W2210979487","https://openalex.org/W2111241003","https://openalex.org/W2082487009","https://openalex.org/W2074043759","https://openalex.org/W1572721274"],"abstract_inverted_index":{"In":[0],"this":[1],"paper,":[2],"we":[3,35,61],"introduce":[4],"a":[5,64],"new":[6,55,78,90],"placement":[7,70,73,79,86],"problem":[8,21],"motivated":[9],"by":[10],"the":[11,20,26,33,51,54,58,77,89,102,112],"Dynamically":[12],"Reconfigurable":[13],"FPGA":[14],"(DRFPGA)":[15],"architectures.":[16],"Unlike":[17],"traditional":[18],"placement,":[19,34],"for":[22],"DRFPGAs":[23],"must":[24],"consider":[25,42],"precedence":[27,59],"constraints":[28],"among":[29],"logic":[30],"components.":[31],"For":[32],"develop":[36],"an":[37],"effective":[38],"metric":[39,56,91],"that":[40,84],"can":[41],"wirelength,":[43,101],"register":[44],"requirement,":[45],"and":[46,57,72,98,106],"power":[47,107],"consumption":[48,108],"simultaneously.":[49],"With":[50],"considerations":[52],"of":[53,67,95,104],"constraints,":[60],"then":[62],"present":[63],"three-stage":[65],"scheme":[66,87],"partitioning,":[68],"initial":[69],"generation,":[71],"refinement":[74],"to":[75],"solve":[76],"problem.":[80],"Experimental":[81],"results":[82],"show":[83],"our":[85],"with":[88,111],"achieves":[92],"respective":[93],"improvements":[94],"17.2%,":[96],"27.0%,":[97],"35.9%":[99],"in":[100],"number":[103],"registers,":[105],"requirements,":[109],"compared":[110],"list":[113],"scheduling":[114],"method.":[115]},"abstract_inverted_index_v3":null,"cited_by_api_url":"https://api.openalex.org/works?filter=cites:W2168444726","counts_by_year":[{"year":2018,"cited_by_count":1}],"updated_date":"2025-04-21T07:38:18.567642","created_date":"2016-06-24"}