{"id":"https://openalex.org/W2112110757","doi":"https://doi.org/10.1109/iccd.1995.528810","title":"The PowerPC 603e microprocessor: an enhanced, low-power, superscalar microprocessor","display_name":"The PowerPC 603e microprocessor: an enhanced, low-power, superscalar microprocessor","publication_year":2002,"publication_date":"2002-11-19","ids":{"openalex":"https://openalex.org/W2112110757","doi":"https://doi.org/10.1109/iccd.1995.528810","mag":"2112110757"},"language":"en","primary_location":{"is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccd.1995.528810","pdf_url":null,"source":null,"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false},"type":"article","type_crossref":"proceedings-article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5037906787","display_name":"J. Slaton","orcid":null},"institutions":[{"id":"https://openalex.org/I1333370159","display_name":"Motorola (United States)","ror":"https://ror.org/01hafxd32","country_code":"US","type":"funder","lineage":["https://openalex.org/I1333370159"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"J. Slaton","raw_affiliation_strings":["Motorola Solutions Inc, Schaumburg, IL, US","Motorola, Inc., USA"],"affiliations":[{"raw_affiliation_string":"Motorola, Inc., USA","institution_ids":["https://openalex.org/I1333370159"]},{"raw_affiliation_string":"Motorola Solutions Inc, Schaumburg, IL, US","institution_ids":["https://openalex.org/I1333370159"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5025774254","display_name":"S.P. Licht","orcid":null},"institutions":[{"id":"https://openalex.org/I1333370159","display_name":"Motorola (United States)","ror":"https://ror.org/01hafxd32","country_code":"US","type":"funder","lineage":["https://openalex.org/I1333370159"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"S.P. Licht","raw_affiliation_strings":["Motorola Inc., Austin, TX, USA"],"affiliations":[{"raw_affiliation_string":"Motorola Inc., Austin, TX, USA","institution_ids":["https://openalex.org/I1333370159"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5068805806","display_name":"M. Alexander","orcid":"https://orcid.org/0000-0002-8148-2392"},"institutions":[{"id":"https://openalex.org/I1333370159","display_name":"Motorola (United States)","ror":"https://ror.org/01hafxd32","country_code":"US","type":"funder","lineage":["https://openalex.org/I1333370159"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"M. Alexander","raw_affiliation_strings":["Motorola, Inc., USA"],"affiliations":[{"raw_affiliation_string":"Motorola, Inc., USA","institution_ids":["https://openalex.org/I1333370159"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101895042","display_name":"Scott T. Reeves","orcid":"https://orcid.org/0000-0001-6296-9229"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"S. Reeves","raw_affiliation_strings":[],"affiliations":[]},{"author_position":"middle","author":{"id":"https://openalex.org/A5045664800","display_name":"R. Jessani","orcid":null},"institutions":[{"id":"https://openalex.org/I1333370159","display_name":"Motorola (United States)","ror":"https://ror.org/01hafxd32","country_code":"US","type":"funder","lineage":["https://openalex.org/I1333370159"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"R. Jessani","raw_affiliation_strings":["Motorola, Inc., USA"],"affiliations":[{"raw_affiliation_string":"Motorola, Inc., USA","institution_ids":["https://openalex.org/I1333370159"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5044737784","display_name":"K.R. Kishore","orcid":null},"institutions":[{"id":"https://openalex.org/I1333370159","display_name":"Motorola (United States)","ror":"https://ror.org/01hafxd32","country_code":"US","type":"funder","lineage":["https://openalex.org/I1333370159"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"K.R. Kishore","raw_affiliation_strings":["Somerset Design Center Motorola, Austin, TX, USA"],"affiliations":[{"raw_affiliation_string":"Somerset Design Center Motorola, Austin, TX, USA","institution_ids":["https://openalex.org/I1333370159"]}]}],"institution_assertions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.374,"has_fulltext":true,"fulltext_origin":"ngrams","cited_by_count":4,"citation_normalized_percentile":{"value":0.409882,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":71,"max":73},"biblio":{"volume":null,"issue":null,"first_page":"196","last_page":"203"},"is_retracted":false,"is_paratext":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9996,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9984,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/powerpc","display_name":"PowerPC","score":0.9776652},{"id":"https://openalex.org/keywords/microprocessor","display_name":"Microprocessor","score":0.8699299}],"concepts":[{"id":"https://openalex.org/C56005371","wikidata":"https://www.wikidata.org/wiki/Q209860","display_name":"PowerPC","level":3,"score":0.9776652},{"id":"https://openalex.org/C2780728072","wikidata":"https://www.wikidata.org/wiki/Q5297","display_name":"Microprocessor","level":2,"score":0.8699299},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6875349},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5945982},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.47758535},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.41905907},{"id":"https://openalex.org/C126298526","wikidata":"https://www.wikidata.org/wiki/Q189376","display_name":"Reduced instruction set computing","level":3,"score":0.41899034},{"id":"https://openalex.org/C202491316","wikidata":"https://www.wikidata.org/wiki/Q272683","display_name":"Instruction set","level":2,"score":0.3357287},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.32699153},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.30263317}],"mesh":[],"locations_count":1,"locations":[{"is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccd.1995.528810","pdf_url":null,"source":null,"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.89}],"grants":[],"datasets":[],"versions":[],"referenced_works_count":4,"referenced_works":["https://openalex.org/W2014859308","https://openalex.org/W2534729072","https://openalex.org/W2542684619","https://openalex.org/W2544077880"],"related_works":["https://openalex.org/W98758690","https://openalex.org/W2983079487","https://openalex.org/W2546099402","https://openalex.org/W2521544769","https://openalex.org/W2185351929","https://openalex.org/W2147297306","https://openalex.org/W2127399338","https://openalex.org/W2053532302","https://openalex.org/W1974374403","https://openalex.org/W1854252461"],"abstract_inverted_index":{"The":[0,19,43,98,113,135,142],"PowerPC":[1,27,37],"603e":[2,20,103,114,148,159],"microprocessor":[3,12,29,38],"is":[4,21,107,115,138,152],"a":[5],"high":[6],"performance,":[7],"low":[8,10],"cost,":[9],"power":[11,144,169],"designed":[13],"for":[14,92],"use":[15],"in":[16,95,117],"portable":[17,41],"computers.":[18],"an":[22,71],"enhanced":[23],"version":[24],"of":[25,35,40,79,101,146],"the":[26,32,36,47,53,64,77,102,118,128,147,156,158],"603":[28,129],"and":[30,56,75,81,110,130],"extends":[31],"performance":[33,100],"range":[34],"family":[39],"products.":[42],"enhancements":[44],"include":[45],"increasing":[46,63,76],"frequency":[48],"to":[49,59,67,90,166],"100":[50,105,150],"MHZ":[51],"doubling":[52],"on-chip":[54],"instruction":[55],"data":[57],"caches":[58],"16":[60],"Kbytes":[61],"each,":[62],"cache":[65],"associativity":[66],"4-way":[68],"set-associative,":[69],"adding":[70],"extra":[72],"integer":[73],"unit,":[74],"throughput":[78],"stores":[80],"misaligned":[82],"accesses.":[83],"Three":[84],"new":[85],"bus":[86],"modes":[87,165],"are":[88],"added":[89],"allow":[91],"more":[93],"flexibility":[94],"system":[96],"design.":[97],"estimated":[99],"at":[104,149],"MHz":[106,151],"120":[108],"SPECint92":[109],"105":[111],"SPECfp92.":[112],"fabricated":[116],"same":[119],"3.3":[120],"volt,":[121],"0.5":[122],"micron,":[123],"four-level":[124],"metal":[125],"technology":[126],"as":[127],"contains":[131],"2.6":[132],"million":[133],"transistors.":[134],"die":[136],"size":[137],"98":[139],"mm/sup":[140],"2/.":[141],"typical":[143],"consumption":[145],"3":[153],"watts.":[154],"Like":[155],"603,":[157],"provides":[160],"three":[161],"software":[162],"controllable":[163],"power-down":[164],"further":[167],"extend":[168],"saving":[170],"capability.":[171]},"abstract_inverted_index_v3":null,"cited_by_api_url":"https://api.openalex.org/works?filter=cites:W2112110757","counts_by_year":[{"year":2013,"cited_by_count":1}],"updated_date":"2025-03-21T11:26:28.563001","created_date":"2016-06-24"}