乐胖代购免代理版

{"id":"https://openalex.org/W2124294758","doi":"https://doi.org/10.1109/iccd.1990.130228","title":"Boolean technology mapping for both ECI and CMOS circuits based on permissible functions and binary decision diagrams","display_name":"Boolean technology mapping for both ECI and CMOS circuits based on permissible functions and binary decision diagrams","publication_year":2002,"publication_date":"2002-12-04","ids":{"openalex":"https://openalex.org/W2124294758","doi":"https://doi.org/10.1109/iccd.1990.130228","mag":"2124294758"},"language":"en","primary_location":{"is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccd.1990.130228","pdf_url":null,"source":null,"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false},"type":"article","type_crossref":"proceedings-article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5035872979","display_name":"Hitomi Sato","orcid":null},"institutions":[{"id":"https://openalex.org/I2252096349","display_name":"Fujitsu (Japan)","ror":"https://ror.org/038e2g226","country_code":"JP","type":"company","lineage":["https://openalex.org/I2252096349"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"H. Sato","raw_affiliation_strings":["Fujitsu Ltd., Tokyo (Japan)"],"affiliations":[{"raw_affiliation_string":"Fujitsu Ltd., Tokyo (Japan)","institution_ids":["https://openalex.org/I2252096349"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101589290","display_name":"Naoya Takahashi","orcid":"https://orcid.org/0000-0001-8553-4797"},"institutions":[{"id":"https://openalex.org/I2252096349","display_name":"Fujitsu (Japan)","ror":"https://ror.org/038e2g226","country_code":"JP","type":"company","lineage":["https://openalex.org/I2252096349"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"N. Takahashi","raw_affiliation_strings":["Fujitsu Ltd., Tokyo (Japan)"],"affiliations":[{"raw_affiliation_string":"Fujitsu Ltd., Tokyo (Japan)","institution_ids":["https://openalex.org/I2252096349"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5083620892","display_name":"Yusuke Matsunaga","orcid":"https://orcid.org/0000-0002-8563-5835"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Y. Matsunaga","raw_affiliation_strings":["FUJITSU"],"affiliations":[{"raw_affiliation_string":"FUJITSU","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5027837299","display_name":"Masahiro Fujita","orcid":"https://orcid.org/0000-0002-6516-4175"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"M. Fujita","raw_affiliation_strings":["FUJITSU"],"affiliations":[{"raw_affiliation_string":"FUJITSU","institution_ids":[]}]}],"institution_assertions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.511,"has_fulltext":true,"fulltext_origin":"ngrams","cited_by_count":7,"citation_normalized_percentile":{"value":0.409015,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":76,"max":78},"biblio":{"volume":null,"issue":null,"first_page":"286","last_page":"290"},"is_retracted":false,"is_paratext":false,"primary_topic":{"id":"https://openalex.org/T10142","display_name":"Formal Methods in Verification","score":0.9997,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10142","display_name":"Formal Methods in Verification","score":0.9997,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9995,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9991,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/binary-decision-diagram","display_name":"Binary decision diagram","score":0.65641266},{"id":"https://openalex.org/keywords/and-or-invert","display_name":"AND-OR-Invert","score":0.5784828},{"id":"https://openalex.org/keywords/nand-logic","display_name":"NAND logic","score":0.55093277},{"id":"https://openalex.org/keywords/nor-gate","display_name":"NOR gate","score":0.53504837},{"id":"https://openalex.org/keywords/truth-table","display_name":"Truth table","score":0.5204449},{"id":"https://openalex.org/keywords/boolean-algebra","display_name":"Boolean algebra","score":0.47586006},{"id":"https://openalex.org/keywords/or-gate","display_name":"OR gate","score":0.45400923},{"id":"https://openalex.org/keywords/nor-logic","display_name":"NOR logic","score":0.4507468}],"concepts":[{"id":"https://openalex.org/C124296912","wikidata":"https://www.wikidata.org/wiki/Q575178","display_name":"NAND gate","level":3,"score":0.7910689},{"id":"https://openalex.org/C187455244","wikidata":"https://www.wikidata.org/wiki/Q942353","display_name":"Boolean function","level":2,"score":0.7443104},{"id":"https://openalex.org/C3309909","wikidata":"https://www.wikidata.org/wiki/Q864155","display_name":"Binary decision diagram","level":2,"score":0.65641266},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.64780474},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.64209634},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.63765305},{"id":"https://openalex.org/C130126468","wikidata":"https://www.wikidata.org/wiki/Q4652943","display_name":"AND-OR-Invert","level":5,"score":0.5784828},{"id":"https://openalex.org/C7234692","wikidata":"https://www.wikidata.org/wiki/Q4116068","display_name":"NAND logic","level":4,"score":0.55093277},{"id":"https://openalex.org/C94992772","wikidata":"https://www.wikidata.org/wiki/Q6667469","display_name":"Circuit minimization for Boolean functions","level":4,"score":0.54641575},{"id":"https://openalex.org/C126445297","wikidata":"https://www.wikidata.org/wiki/Q8065380","display_name":"NOR gate","level":4,"score":0.53504837},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.52424556},{"id":"https://openalex.org/C196836630","wikidata":"https://www.wikidata.org/wiki/Q4753279","display_name":"And-inverter graph","level":4,"score":0.5240231},{"id":"https://openalex.org/C141796577","wikidata":"https://www.wikidata.org/wiki/Q837479","display_name":"Boolean circuit","level":3,"score":0.52329403},{"id":"https://openalex.org/C56949724","wikidata":"https://www.wikidata.org/wiki/Q219079","display_name":"Truth table","level":2,"score":0.5204449},{"id":"https://openalex.org/C39685927","wikidata":"https://www.wikidata.org/wiki/Q173183","display_name":"Boolean algebra","level":2,"score":0.47586006},{"id":"https://openalex.org/C48372109","wikidata":"https://www.wikidata.org/wiki/Q3913","display_name":"Binary number","level":2,"score":0.46217483},{"id":"https://openalex.org/C58140894","wikidata":"https://www.wikidata.org/wiki/Q560398","display_name":"OR gate","level":4,"score":0.45400923},{"id":"https://openalex.org/C165862026","wikidata":"https://www.wikidata.org/wiki/Q670372","display_name":"NOR logic","level":5,"score":0.4507468},{"id":"https://openalex.org/C14036430","wikidata":"https://www.wikidata.org/wiki/Q3736076","display_name":"Function (biology)","level":2,"score":0.44635943},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.41060048},{"id":"https://openalex.org/C10418432","wikidata":"https://www.wikidata.org/wiki/Q560370","display_name":"AND gate","level":3,"score":0.4079819},{"id":"https://openalex.org/C80444323","wikidata":"https://www.wikidata.org/wiki/Q2878974","display_name":"Theoretical computer science","level":1,"score":0.3570794},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.31918544},{"id":"https://openalex.org/C162454741","wikidata":"https://www.wikidata.org/wiki/Q173359","display_name":"Logic family","level":4,"score":0.30590364},{"id":"https://openalex.org/C94375191","wikidata":"https://www.wikidata.org/wiki/Q11205","display_name":"Arithmetic","level":1,"score":0.26963556},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.21977004},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.2170865},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.16492873},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.15851879},{"id":"https://openalex.org/C78458016","wikidata":"https://www.wikidata.org/wiki/Q840400","display_name":"Evolutionary biology","level":1,"score":0.0},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccd.1990.130228","pdf_url":null,"source":null,"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/16","display_name":"Peace, justice, and strong institutions","score":0.42}],"grants":[],"datasets":[],"versions":[],"referenced_works_count":11,"referenced_works":["https://openalex.org/W1980023055","https://openalex.org/W2036887642","https://openalex.org/W2037931040","https://openalex.org/W2080267935","https://openalex.org/W2097830678","https://openalex.org/W2133085302","https://openalex.org/W2146686891","https://openalex.org/W2154030608","https://openalex.org/W2172098870","https://openalex.org/W2427843410","https://openalex.org/W4244121278"],"related_works":["https://openalex.org/W4361799621","https://openalex.org/W4252993849","https://openalex.org/W4247150897","https://openalex.org/W3200424893","https://openalex.org/W2765195743","https://openalex.org/W2355985656","https://openalex.org/W2124294758","https://openalex.org/W2071594397","https://openalex.org/W188762367","https://openalex.org/W1017999001"],"abstract_inverted_index":{"A":[0],"Boolean":[1],"technology":[2],"mapping":[3],"with":[4],"permissible":[5,103],"functions":[6,17],"is":[7],"presented.":[8],"This":[9],"technique":[10],"makes":[11],"use":[12],"of":[13,18,23,38,58,64,75],"complementary":[14,21,83],"intermediate":[15],"logic":[16,87],"circuits.":[19],"Therefore,":[20],"outputs":[22],"ECL":[24,32,71],"gates":[25,50,53,78],"can":[26],"be":[27],"easily":[28],"handled.":[29],"High-quality":[30],"synthesized":[31],"circuits":[33,36],"and":[34,67,89],"CMOS":[35,60],"free":[37],"logical":[39],"redundancies":[40],"are":[41,45,97],"generated.":[42],"Technology-independent":[43],"networks":[44,62,73,96,101],"converted":[46],"into":[47,99],"technology-dependent":[48],"virtual":[49,61,72,94],"network.":[51],"Virtual":[52],"have":[54],"an":[55],"arbitrary":[56],"number":[57],"fan-ins.":[59],"consist":[63,74],"only":[65,76],"NOR":[66],"NAND":[68],"gates,":[69],"while":[70],"OR":[77],"(but":[79],"each":[80],"gate":[81,95],"has":[82],"outputs).":[84],"By":[85],"considering":[86],"function":[88],"the":[90],"device":[91],"restrictions":[92],"these":[93],"translated":[98],"cell":[100],"using":[102],"functions.<":[104],">":[107]},"cited_by_api_url":"https://api.openalex.org/works?filter=cites:W2124294758","counts_by_year":[],"updated_date":"2024-12-12T05:26:07.113185","created_date":"2016-06-24"}