{"id":"https://openalex.org/W1682844355","doi":"https://doi.org/10.1109/iccd.1988.25658","title":"Interconnection delay in very high-speed VLSI","display_name":"Interconnection delay in very high-speed VLSI","publication_year":2003,"publication_date":"2003-01-06","ids":{"openalex":"https://openalex.org/W1682844355","doi":"https://doi.org/10.1109/iccd.1988.25658","mag":"1682844355"},"language":"en","primary_location":{"is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccd.1988.25658","pdf_url":null,"source":null,"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false},"type":"article","type_crossref":"proceedings-article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5054960059","display_name":"Dian Zhou","orcid":"https://orcid.org/0000-0002-2648-5232"},"institutions":[{"id":"https://openalex.org/I183874917","display_name":"Urbana University","ror":"https://ror.org/04kp3hw27","country_code":"US","type":"education","lineage":["https://openalex.org/I183874917"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"D. Zhou","raw_affiliation_strings":["Dept. of Electr. & Comput. Eng., Illinois Univ., Urbana, IL, USA"],"affiliations":[{"raw_affiliation_string":"Dept. of Electr. & Comput. Eng., Illinois Univ., Urbana, IL, USA","institution_ids":["https://openalex.org/I183874917"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5112003802","display_name":"F. P. Preparata","orcid":null},"institutions":[{"id":"https://openalex.org/I183874917","display_name":"Urbana University","ror":"https://ror.org/04kp3hw27","country_code":"US","type":"education","lineage":["https://openalex.org/I183874917"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"F.P. Preparata","raw_affiliation_strings":["Dept. of Electr. & Comput. Eng., Illinois Univ., Urbana, IL, USA"],"affiliations":[{"raw_affiliation_string":"Dept. of Electr. & Comput. Eng., Illinois Univ., Urbana, IL, USA","institution_ids":["https://openalex.org/I183874917"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5111907512","display_name":"Sung Mo Kang","orcid":null},"institutions":[{"id":"https://openalex.org/I183874917","display_name":"Urbana University","ror":"https://ror.org/04kp3hw27","country_code":"US","type":"education","lineage":["https://openalex.org/I183874917"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"S.M. Kang","raw_affiliation_strings":["Dept. of Electr. & Comput. Eng., Illinois Univ., Urbana, IL, USA"],"affiliations":[{"raw_affiliation_string":"Dept. of Electr. & Comput. Eng., Illinois Univ., Urbana, IL, USA","institution_ids":["https://openalex.org/I183874917"]}]}],"institution_assertions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":true,"fulltext_origin":"ngrams","cited_by_count":9,"citation_normalized_percentile":{"value":0.323759,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":79,"max":80},"biblio":{"volume":null,"issue":null,"first_page":null,"last_page":null},"is_retracted":false,"is_paratext":false,"primary_topic":{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9999,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9999,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9996,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9996,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[],"concepts":[{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.85371053},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.77695394},{"id":"https://openalex.org/C90806461","wikidata":"https://www.wikidata.org/wiki/Q1144416","display_name":"Propagation delay","level":2,"score":0.64904594},{"id":"https://openalex.org/C30066665","wikidata":"https://www.wikidata.org/wiki/Q164399","display_name":"Capacitance","level":3,"score":0.6250649},{"id":"https://openalex.org/C2780513914","wikidata":"https://www.wikidata.org/wiki/Q18210350","display_name":"Bottleneck","level":2,"score":0.57811487},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.56676126},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5663645},{"id":"https://openalex.org/C29210110","wikidata":"https://www.wikidata.org/wiki/Q177897","display_name":"Inductance","level":3,"score":0.54078317},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.4885405},{"id":"https://openalex.org/C174086752","wikidata":"https://www.wikidata.org/wiki/Q5253471","display_name":"Delay calculation","level":3,"score":0.46859327},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.34267592},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.24215978},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.14968157},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.13256022},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.13172951},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.08209205},{"id":"https://openalex.org/C17525397","wikidata":"https://www.wikidata.org/wiki/Q176140","display_name":"Electrode","level":2,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccd.1988.25658","pdf_url":null,"source":null,"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.46,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"grants":[],"datasets":[],"versions":[],"referenced_works_count":9,"referenced_works":["https://openalex.org/W1982982953","https://openalex.org/W2000119892","https://openalex.org/W2007605962","https://openalex.org/W2032421324","https://openalex.org/W2082603453","https://openalex.org/W2105649122","https://openalex.org/W2132729131","https://openalex.org/W2139002947","https://openalex.org/W2151817873"],"related_works":["https://openalex.org/W3015599398","https://openalex.org/W2792778858","https://openalex.org/W2382989213","https://openalex.org/W2382017866","https://openalex.org/W2362904186","https://openalex.org/W2188730438","https://openalex.org/W2157230896","https://openalex.org/W2114232017","https://openalex.org/W2034656493","https://openalex.org/W1997308464"],"abstract_inverted_index":{"Interconnection":[0],"delay":[1,26,42,45,54,90,98],"of":[2,12,22,63,71],"VLSI":[3,28],"has":[4],"been":[5],"a":[6,19],"major":[7],"bottleneck":[8],"in":[9,27,39,47],"the":[10,23,41,44,48,60,64,82,94,97,100,124],"design":[11],"high-speed":[13],"digital":[14],"systems.":[15],"The":[16,69],"authors":[17],"present":[18],"rigorous":[20],"analysis":[21],"signal":[24],"propagation":[25],"circuits.":[29,68],"They":[30],"show":[31],"that":[32,52],"wire":[33,105,107,109,111,113],"inductance":[34],"is":[35,46,78,91,118],"an":[36],"important":[37],"factor":[38],"determining":[40],"when":[43],"subnanosecond":[49],"range":[50],"and":[51,81,99,115],"this":[53],"cannot":[55],"be":[56],"well":[57],"estimated":[58],"by":[59,66],"conventional":[61],"modeling":[62],"interconnection":[65,89,125],"RC":[67],"effect":[70],"feature":[72],"size":[73],"scaling":[74,86],"on":[75,85],"circuit":[76],"performance":[77],"also":[79],"evaluated,":[80],"inherent":[83],"limitations":[84],"due":[87],"to":[88,120],"discussed.":[92],"Finally,":[93],"relationship":[95],"between":[96],"technology":[101,126],"parameters,":[102],"such":[103],"as":[104],"resistance,":[106],"capacitance,":[108],"inductance,":[110],"width,":[112],"length,":[114],"load":[116],"capacitance":[117],"investigated":[119],"provide":[121],"guidelines":[122],"for":[123],"development.<":[127],">":[130]},"cited_by_api_url":"https://api.openalex.org/works?filter=cites:W1682844355","counts_by_year":[],"updated_date":"2024-12-14T09:42:24.890339","created_date":"2016-06-24"}