乐胖代购免代理版

{"id":"https://openalex.org/W1593401011","doi":"https://doi.org/10.1109/iccad.1989.76983","title":"On properties of algebraic transformation and the multifault testability of multilevel logic","display_name":"On properties of algebraic transformation and the multifault testability of multilevel logic","publication_year":2003,"publication_date":"2003-01-07","ids":{"openalex":"https://openalex.org/W1593401011","doi":"https://doi.org/10.1109/iccad.1989.76983","mag":"1593401011"},"language":"en","primary_location":{"is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccad.1989.76983","pdf_url":null,"source":null,"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false},"type":"article","type_crossref":"proceedings-article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5019892407","display_name":"Gary D. Hachtel","orcid":"https://orcid.org/0000-0002-6810-9067"},"institutions":[{"id":"https://openalex.org/I188538660","display_name":"University of Colorado Boulder","ror":"https://ror.org/02ttsq026","country_code":"US","type":"education","lineage":["https://openalex.org/I188538660"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"G. Hachtel","raw_affiliation_strings":["University of Colorado, Boulder, CO, USA"],"affiliations":[{"raw_affiliation_string":"University of Colorado, Boulder, CO, USA","institution_ids":["https://openalex.org/I188538660"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5075681505","display_name":"R. Jacoby","orcid":null},"institutions":[],"countries":["US"],"is_corresponding":false,"raw_author_name":"R. Jacoby","raw_affiliation_strings":["Gateway Design Automation, Lowell, MA, USA"],"affiliations":[{"raw_affiliation_string":"Gateway Design Automation, Lowell, MA, USA","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5047285420","display_name":"Kurt Keutzer","orcid":"https://orcid.org/0000-0003-3868-8501"},"institutions":[{"id":"https://openalex.org/I1283103587","display_name":"AT&T (United States)","ror":"https://ror.org/02bbd5539","country_code":"US","type":"company","lineage":["https://openalex.org/I1283103587"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"K. Keutzer","raw_affiliation_strings":["AT&T Bell Labaratories, Murray Hill, NJ, USA"],"affiliations":[{"raw_affiliation_string":"AT&T Bell Labaratories, Murray Hill, NJ, USA","institution_ids":["https://openalex.org/I1283103587"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5110225820","display_name":"C. Morrison","orcid":null},"institutions":[],"countries":["FR"],"is_corresponding":false,"raw_author_name":"C. Morrison","raw_affiliation_strings":["VLSI Technology, Inc., Sophia-Antipolis, France"],"affiliations":[{"raw_affiliation_string":"VLSI Technology, Inc., Sophia-Antipolis, France","institution_ids":[]}]}],"institution_assertions":[],"countries_distinct_count":2,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":1.842,"has_fulltext":false,"cited_by_count":48,"citation_normalized_percentile":{"value":0.527489,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":92,"max":93},"biblio":{"volume":null,"issue":null,"first_page":"422","last_page":"425"},"is_retracted":false,"is_paratext":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9999,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9999,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10142","display_name":"Formal Methods in Verification","score":0.9996,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9996,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/combinational-logic","display_name":"Combinational logic","score":0.6497475},{"id":"https://openalex.org/keywords/sequential-logic","display_name":"Sequential logic","score":0.60564256},{"id":"https://openalex.org/keywords/design-for-testing","display_name":"Design for testing","score":0.54064655}],"concepts":[{"id":"https://openalex.org/C51234621","wikidata":"https://www.wikidata.org/wiki/Q2149495","display_name":"Testability","level":2,"score":0.89587724},{"id":"https://openalex.org/C81409106","wikidata":"https://www.wikidata.org/wiki/Q76505","display_name":"Combinational logic","level":3,"score":0.6497475},{"id":"https://openalex.org/C187075797","wikidata":"https://www.wikidata.org/wiki/Q173245","display_name":"Sequential logic","level":3,"score":0.60564256},{"id":"https://openalex.org/C9376300","wikidata":"https://www.wikidata.org/wiki/Q168817","display_name":"Algebraic number","level":2,"score":0.5572607},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.549414},{"id":"https://openalex.org/C190874656","wikidata":"https://www.wikidata.org/wiki/Q5264347","display_name":"Design for testing","level":3,"score":0.54064655},{"id":"https://openalex.org/C187834632","wikidata":"https://www.wikidata.org/wiki/Q188804","display_name":"Factorization","level":2,"score":0.54063183},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.5006347},{"id":"https://openalex.org/C28449271","wikidata":"https://www.wikidata.org/wiki/Q6667469","display_name":"Logic optimization","level":4,"score":0.45718998},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.4425711},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.4402648},{"id":"https://openalex.org/C204241405","wikidata":"https://www.wikidata.org/wiki/Q461499","display_name":"Transformation (genetics)","level":3,"score":0.41622603},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.39403176},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.39150932},{"id":"https://openalex.org/C80444323","wikidata":"https://www.wikidata.org/wiki/Q2878974","display_name":"Theoretical computer science","level":1,"score":0.33056659},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.12711778},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.06119439},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0},{"id":"https://openalex.org/C55493867","wikidata":"https://www.wikidata.org/wiki/Q7094","display_name":"Biochemistry","level":1,"score":0.0},{"id":"https://openalex.org/C185592680","wikidata":"https://www.wikidata.org/wiki/Q2329","display_name":"Chemistry","level":0,"score":0.0},{"id":"https://openalex.org/C104317684","wikidata":"https://www.wikidata.org/wiki/Q7187","display_name":"Gene","level":2,"score":0.0},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccad.1989.76983","pdf_url":null,"source":null,"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false}],"best_oa_location":null,"sustainable_development_goals":[],"grants":[],"datasets":[],"versions":[],"referenced_works_count":12,"referenced_works":["https://openalex.org/W2030360623","https://openalex.org/W2030841740","https://openalex.org/W2036887642","https://openalex.org/W2038494392","https://openalex.org/W2102572436","https://openalex.org/W2105761964","https://openalex.org/W2140824755","https://openalex.org/W2141114760","https://openalex.org/W2172098870","https://openalex.org/W2427843410","https://openalex.org/W4236231374","https://openalex.org/W4248583419"],"related_works":["https://openalex.org/W818963952","https://openalex.org/W4390345338","https://openalex.org/W4238178324","https://openalex.org/W2499931839","https://openalex.org/W2169337913","https://openalex.org/W2168652618","https://openalex.org/W2166402441","https://openalex.org/W2127247647","https://openalex.org/W2110968362","https://openalex.org/W1939541994"],"abstract_inverted_index":{"The":[0],"authors":[1],"present":[2],"a":[3,99],"number":[4],"of":[5,19,110],"results":[6,65],"exploring":[7],"the":[8,17,40,111,118,122],"relationship":[9],"between":[10],"algebraic":[11,68,94],"transformations":[12],"for":[13,26,106,121],"area":[14,86],"optimization":[15],"and":[16,43],"testability":[18],"combinational":[20],"logic":[21],"circuits.":[22,91],"They":[23,60],"show":[24,62],"that":[25,48,52,67],"each":[27],"multifault":[28,38,58,89,108],"in":[29,39,82],"an":[30,36],"algebraically":[31],"factored":[32],"circuit":[33,102,113],"there":[34],"is":[35,45,96],"equivalent":[37],"original":[41,123],"circuit,":[42],"it":[44],"well":[46],"known":[47],"two-level":[49,80,101,124],"single-output":[50],"circuits":[51],"are":[53,56],"single-fault":[54,78,119],"testable":[55,90],"also":[57,61],"testable.":[59],"how":[63],"these":[64],"imply":[66],"factorization":[69,95],"may":[70],"be":[71,115],"applied":[72,97],"to":[73,84,98],"minimized":[74,100],"(and":[75],"therefore":[76],"completely":[77,88],"testable)":[79],"circuits,":[81],"order":[83],"synthesize":[85],"optimized,":[87],"Furthermore,":[92],"when":[93],"all":[103],"tests":[104,120],"needed":[105],"complete":[107],"coverage":[109],"synthesized":[112],"can":[114],"derived":[116],"from":[117],"circuit.<":[125],">":[128]},"cited_by_api_url":"https://api.openalex.org/works?filter=cites:W1593401011","counts_by_year":[{"year":2014,"cited_by_count":1}],"updated_date":"2024-12-11T11:25:53.300909","created_date":"2016-06-24"}