乐胖代购免代理版

{"id":"https://openalex.org/W2990923255","doi":"https://doi.org/10.1109/hpec.2019.8916236","title":"Exploring the Efficiency of OpenCL Pipe for Hiding Memory Latency on Cloud FPGAs","display_name":"Exploring the Efficiency of OpenCL Pipe for Hiding Memory Latency on Cloud FPGAs","publication_year":2019,"publication_date":"2019-09-01","ids":{"openalex":"https://openalex.org/W2990923255","doi":"https://doi.org/10.1109/hpec.2019.8916236","mag":"2990923255"},"language":"en","primary_location":{"is_oa":false,"landing_page_url":"https://doi.org/10.1109/hpec.2019.8916236","pdf_url":null,"source":null,"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false},"type":"article","type_crossref":"proceedings-article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5015296337","display_name":"Arnab A Purkayastha","orcid":"https://orcid.org/0000-0002-2906-3123"},"institutions":[{"id":"https://openalex.org/I102149020","display_name":"University of North Carolina at Charlotte","ror":"https://ror.org/04dawnj30","country_code":"US","type":"education","lineage":["https://openalex.org/I102149020"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Arnab A Purkayastha","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of North Carolina Charlotte (UNC Charlotte), USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of North Carolina Charlotte (UNC Charlotte), USA","institution_ids":["https://openalex.org/I102149020"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5086049738","display_name":"Sai Raghavendran","orcid":null},"institutions":[{"id":"https://openalex.org/I102149020","display_name":"University of North Carolina at Charlotte","ror":"https://ror.org/04dawnj30","country_code":"US","type":"education","lineage":["https://openalex.org/I102149020"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Sai Raghavendran","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of North Carolina Charlotte (UNC Charlotte), USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of North Carolina Charlotte (UNC Charlotte), USA","institution_ids":["https://openalex.org/I102149020"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5071271807","display_name":"Jhanani Thiagarajan","orcid":null},"institutions":[{"id":"https://openalex.org/I102149020","display_name":"University of North Carolina at Charlotte","ror":"https://ror.org/04dawnj30","country_code":"US","type":"education","lineage":["https://openalex.org/I102149020"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Jhanani Thiagarajan","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of North Carolina Charlotte (UNC Charlotte), USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of North Carolina Charlotte (UNC Charlotte), USA","institution_ids":["https://openalex.org/I102149020"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5063615699","display_name":"Hamed Tabkhi","orcid":"https://orcid.org/0000-0001-5420-1121"},"institutions":[{"id":"https://openalex.org/I102149020","display_name":"University of North Carolina at Charlotte","ror":"https://ror.org/04dawnj30","country_code":"US","type":"education","lineage":["https://openalex.org/I102149020"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Hamed Tabkhi","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of North Carolina Charlotte (UNC Charlotte), USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of North Carolina Charlotte (UNC Charlotte), USA","institution_ids":["https://openalex.org/I102149020"]}]}],"institution_assertions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.115,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":{"value":0.577872,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":77,"max":79},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"7"},"is_retracted":false,"is_paratext":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Performance Optimization","score":0.9999,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Performance Optimization","score":0.9999,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Networks on Chip in System-on-Chip Design","score":0.9994,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11181","display_name":"Distributed Storage Systems and Network Coding","score":0.9993,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/gpu-computing","display_name":"GPU Computing","score":0.566524},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel Computing","score":0.560002},{"id":"https://openalex.org/keywords/performance-optimization","display_name":"Performance Optimization","score":0.548346},{"id":"https://openalex.org/keywords/fpga","display_name":"FPGA","score":0.544775},{"id":"https://openalex.org/keywords/reconfigurable-computing","display_name":"Reconfigurable Computing","score":0.543461}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.802199},{"id":"https://openalex.org/C79974875","wikidata":"https://www.wikidata.org/wiki/Q483639","display_name":"Cloud computing","level":2,"score":0.72807175},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.6016322},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.5454777},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.51303303},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.47724438},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.43578452},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4208941},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.06615752}],"mesh":[],"locations_count":1,"locations":[{"is_oa":false,"landing_page_url":"https://doi.org/10.1109/hpec.2019.8916236","pdf_url":null,"source":null,"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false}],"best_oa_location":null,"sustainable_development_goals":[],"grants":[],"datasets":[],"versions":[],"referenced_works_count":36,"referenced_works":["https://openalex.org/W1758912474","https://openalex.org/W1963963558","https://openalex.org/W1967869476","https://openalex.org/W2016558956","https://openalex.org/W2028296512","https://openalex.org/W2043957526","https://openalex.org/W2073406137","https://openalex.org/W2079790908","https://openalex.org/W2080592089","https://openalex.org/W2082571554","https://openalex.org/W2087431258","https://openalex.org/W2095656382","https://openalex.org/W2119443090","https://openalex.org/W2154790323","https://openalex.org/W2165366735","https://openalex.org/W2234679013","https://openalex.org/W2264337508","https://openalex.org/W2317369144","https://openalex.org/W2343480761","https://openalex.org/W2398354748","https://openalex.org/W2472500612","https://openalex.org/W2574797063","https://openalex.org/W2585774018","https://openalex.org/W2624868339","https://openalex.org/W2625954420","https://openalex.org/W2626616508","https://openalex.org/W2788854694","https://openalex.org/W2809170821","https://openalex.org/W2809466860","https://openalex.org/W2913678354","https://openalex.org/W2942063194","https://openalex.org/W2951460453","https://openalex.org/W4235028292","https://openalex.org/W4249674733","https://openalex.org/W4250243067","https://openalex.org/W4252821989"],"related_works":["https://openalex.org/W4389340727","https://openalex.org/W4244478748","https://openalex.org/W4223488648","https://openalex.org/W2560439919","https://openalex.org/W2386041993","https://openalex.org/W2251605416","https://openalex.org/W2134969820","https://openalex.org/W1997222214","https://openalex.org/W1967938402","https://openalex.org/W1608572506"],"abstract_inverted_index":{"OpenCL":[0,5,92],"programming":[1],"ability":[2],"combined":[3],"with":[4,111,160,168],"High-Level":[6],"Synthesis":[7],"(OpenCL-HLS)":[8],"tools":[9],"have":[10],"made":[11],"tremendous":[12],"improvements":[13],"in":[14,164,172],"the":[15,47,59,66,106,112,131,142,177,193],"reconfigurable":[16],"computing":[17],"field.":[18],"FPGAs":[19,78],"inherent":[20],"pipelined":[21,55],"parallelism":[22],"capability":[23],"provides":[24],"not":[25],"only":[26],"faster":[27],"execution":[28,41],"times":[29],"but":[30],"also":[31],"power-efficient":[32],"solutions":[33],"when":[34],"executing":[35],"massively":[36,126],"parallel":[37,127],"applications.":[38],"A":[39],"major":[40],"bottleneck":[42],"affecting":[43],"FPGA":[44,145,173],"performance":[45],"is":[46,88],"high":[48],"number":[49],"of":[50,61,68,108,115,124,147],"memory":[51,73,81,113,165],"stalls":[52],"exposed":[53],"to":[54,71,90,104],"data-path":[56,62],"that":[57],"hinders":[58],"benefits":[60],"customization.This":[63],"paper":[64],"explores":[65],"efficiency":[67],"\"OpenCL":[69],"Pipe\"":[70],"hide":[72],"access":[74,82,114],"latency":[75],"on":[76,141],"cloud":[77],"by":[79,192],"decoupling":[80],"from":[83,130],"computation.":[84],"The":[85],"Pipe":[86],"semantic":[87],"leveraged":[89],"split":[91],"kernels":[93],"into":[94],"\"read\",":[95],"\"compute\"":[96],"and":[97,190],"\"write":[98],"back\"":[99],"sub-kernels":[100],"which":[101],"work":[102,186],"concurrently":[103],"overlap":[105],"computation":[107],"current":[109],"threads":[110],"future":[116],"threads.":[117],"For":[118],"evaluation,":[119],"we":[120,156],"use":[121],"a":[122,161],"mix":[123],"seven":[125],"high-performance":[128],"applications":[129],"Rodinia":[132],"suite":[133],"vs.":[134],"3.1.":[135],"All":[136],"our":[137],"tests":[138],"are":[139],"conducted":[140],"Xilinx":[143,194],"VU9FP":[144],"platform":[146],"Amazon":[148],"cloud-based":[149],"AWS":[150],"EC2":[151],"F1":[152],"instance.":[153],"On":[154],"average,":[155],"observe":[157],"5.2x":[158],"speedup":[159],"2.2x":[162],"increase":[163,171],"bandwidth":[166],"utilization":[167,175],"about":[169],"2.5x":[170],"resource":[174],"over":[176],"baseline":[178],"synthesis":[179],"(Xilinx":[180],"OpenCL-HLS).":[181],"11":[184],"This":[185],"has":[187],"been":[188],"funded":[189],"supported":[191],"University":[195],"Program":[196],"(XUP)..":[197]},"cited_by_api_url":"https://api.openalex.org/works?filter=cites:W2990923255","counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":2},{"year":2021,"cited_by_count":1}],"updated_date":"2024-11-28T02:52:36.276587","created_date":"2019-12-05"}