{"id":"https://openalex.org/W2161917436","doi":"https://doi.org/10.1109/hpdc.1992.246476","title":"High performance PDU processing for application layer","display_name":"High performance PDU processing for application layer","publication_year":2003,"publication_date":"2003-01-02","ids":{"openalex":"https://openalex.org/W2161917436","doi":"https://doi.org/10.1109/hpdc.1992.246476","mag":"2161917436"},"language":"en","primary_location":{"is_oa":false,"landing_page_url":"https://doi.org/10.1109/hpdc.1992.246476","pdf_url":null,"source":null,"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false},"type":"article","type_crossref":"proceedings-article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5113695033","display_name":"Mustafa Murat Bilgic","orcid":null},"institutions":[{"id":"https://openalex.org/I60158472","display_name":"Concordia University","ror":"https://ror.org/0420zvk78","country_code":"CA","type":"education","lineage":["https://openalex.org/I60158472"]}],"countries":["CA"],"is_corresponding":true,"raw_author_name":"M. Bilgic","raw_affiliation_strings":["Dept. of Electr. & Comput. Eng., Concordia Univ., W. Montreal, Que., Canada"],"affiliations":[{"raw_affiliation_string":"Dept. of Electr. & Comput. Eng., Concordia Univ., W. Montreal, Que., Canada","institution_ids":["https://openalex.org/I60158472"]}]}],"institution_assertions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5113695033"],"corresponding_institution_ids":["https://openalex.org/I60158472"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":true,"fulltext_origin":"ngrams","cited_by_count":0,"citation_normalized_percentile":{"value":0.0,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":0,"max":59},"biblio":{"volume":null,"issue":null,"first_page":"161","last_page":"170"},"is_retracted":false,"is_paratext":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9927,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9927,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.992,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10933","display_name":"Real-Time Systems Scheduling","score":0.9909,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8282345},{"id":"https://openalex.org/C57273362","wikidata":"https://www.wikidata.org/wiki/Q576722","display_name":"Decoding methods","level":2,"score":0.7823127},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.64640856},{"id":"https://openalex.org/C118505674","wikidata":"https://www.wikidata.org/wiki/Q42586063","display_name":"Encoder","level":2,"score":0.63424695},{"id":"https://openalex.org/C186644900","wikidata":"https://www.wikidata.org/wiki/Q194152","display_name":"Parsing","level":2,"score":0.60463876},{"id":"https://openalex.org/C2779227376","wikidata":"https://www.wikidata.org/wiki/Q6505497","display_name":"Layer (electronics)","level":2,"score":0.54829913},{"id":"https://openalex.org/C125411270","wikidata":"https://www.wikidata.org/wiki/Q18653","display_name":"Encoding (memory)","level":2,"score":0.5355233},{"id":"https://openalex.org/C202491316","wikidata":"https://www.wikidata.org/wiki/Q272683","display_name":"Instruction set","level":2,"score":0.48985168},{"id":"https://openalex.org/C126298526","wikidata":"https://www.wikidata.org/wiki/Q189376","display_name":"Reduced instruction set computing","level":3,"score":0.41801256},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.36756796},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.33497366},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.20951247},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.13368881},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.13160455},{"id":"https://openalex.org/C185592680","wikidata":"https://www.wikidata.org/wiki/Q2329","display_name":"Chemistry","level":0,"score":0.0},{"id":"https://openalex.org/C178790620","wikidata":"https://www.wikidata.org/wiki/Q11351","display_name":"Organic chemistry","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"is_oa":false,"landing_page_url":"https://doi.org/10.1109/hpdc.1992.246476","pdf_url":null,"source":null,"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false}],"best_oa_location":null,"sustainable_development_goals":[],"grants":[],"datasets":[],"versions":[],"referenced_works_count":4,"referenced_works":["https://openalex.org/W1578870118","https://openalex.org/W1984204015","https://openalex.org/W2135032959","https://openalex.org/W415177618"],"related_works":["https://openalex.org/W4385730960","https://openalex.org/W4376881175","https://openalex.org/W4364295250","https://openalex.org/W4310584696","https://openalex.org/W4237840813","https://openalex.org/W2538644970","https://openalex.org/W2129146436","https://openalex.org/W2128502296","https://openalex.org/W2032507829","https://openalex.org/W1950940422"],"abstract_inverted_index":{"Encoding/decoding":[0],"is":[1,13,24,100],"a":[2,14],"functionality":[3],"which":[4],"takes":[5,135],"about":[6],"half":[7],"of":[8,20,31,59,77,93,102,137],"the":[9,21,25,117,126],"protocol":[10],"processing.":[11],"ASN.1":[12,83],"standard":[15,26],"language":[16],"to":[17,125],"define":[18],"messages":[19],"application/layer.":[22],"BER":[23],"that":[27,39],"describes":[28],"encoding/":[29],"decoding":[30,40],"PDUs":[32],"defined":[33,72,80],"in":[34],"ASN.1.":[35],"The":[36,107,129],"authors":[37],"show":[38],"can":[41,62],"be":[42,63],"divided":[43],"into":[44],"two":[45],"phases:":[46],"parsing":[47,94],"and":[48],"type-value":[49],"matching.":[50],"Algorithms":[51],"are":[52,71],"developed":[53],"for":[54,73],"these":[55,60,78],"transformations.":[56],"Distributed":[57],"implementation":[58],"algorithms":[61],"achieved":[64],"with":[65,95],"specialized":[66],"encoders/decoders.":[67],"Four":[68],"different":[69],"architectures":[70,79],"single-layer":[74],"encoding/decoding.":[75],"One":[76],"as":[81,89,91,110,120,132],"VLSI-based":[82],"encoder/decoder":[84],"(VASN1)":[85],"achieves":[86],"better":[87],"parallelisation":[88],"well":[90],"pipelining":[92],"type-alue":[96],"matching":[97],"subphases.":[98],"VASN1":[99],"composed":[101],"16":[103],"instruction":[104],"RISC":[105],"processors.":[106],"processors":[108],"used":[109,119,131],"execution":[111,127],"units":[112],"perform":[113],"subphase":[114],"transformations":[115],"while":[116],"processor":[118,130],"central":[121],"controller":[122],"assigns":[123],"workload":[124],"units.":[128],"interface":[133],"unit":[134],"care":[136],"input/output.<":[138],">":[141]},"cited_by_api_url":"https://api.openalex.org/works?filter=cites:W2161917436","counts_by_year":[],"updated_date":"2024-12-09T04:55:26.476365","created_date":"2016-06-24"}