乐胖代购免代理版

{"id":"https://openalex.org/W2081361888","doi":"https://doi.org/10.1109/hpcc.2014.169","title":"Fast and Accurate Code Placement of Embedded Software for Hybrid On-Chip Memory Architecture","display_name":"Fast and Accurate Code Placement of Embedded Software for Hybrid On-Chip Memory Architecture","publication_year":2014,"publication_date":"2014-08-01","ids":{"openalex":"https://openalex.org/W2081361888","doi":"https://doi.org/10.1109/hpcc.2014.169","mag":"2081361888"},"language":"en","primary_location":{"is_oa":false,"landing_page_url":"https://doi.org/10.1109/hpcc.2014.169","pdf_url":null,"source":null,"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false},"type":"article","type_crossref":"proceedings-article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5053850402","display_name":"Zimeng Zhou","orcid":null},"institutions":[{"id":"https://openalex.org/I154099455","display_name":"Shandong University","ror":"https://ror.org/0207yh398","country_code":"CN","type":"funder","lineage":["https://openalex.org/I154099455"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Zimeng Zhou","raw_affiliation_strings":["School of Computer Science and Technology, Shandong University, Jinan, China#TAB#"],"affiliations":[{"raw_affiliation_string":"School of Computer Science and Technology, Shandong University, Jinan, China#TAB#","institution_ids":["https://openalex.org/I154099455"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5063104755","display_name":"Lei Ju","orcid":"https://orcid.org/0000-0001-6186-5399"},"institutions":[{"id":"https://openalex.org/I154099455","display_name":"Shandong University","ror":"https://ror.org/0207yh398","country_code":"CN","type":"funder","lineage":["https://openalex.org/I154099455"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Lei Ju","raw_affiliation_strings":["School of Computer Science and Technology, Shandong University, Jinan, China#TAB#"],"affiliations":[{"raw_affiliation_string":"School of Computer Science and Technology, Shandong University, Jinan, China#TAB#","institution_ids":["https://openalex.org/I154099455"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5076117279","display_name":"Zhiping Jia","orcid":"https://orcid.org/0000-0002-7769-4771"},"institutions":[{"id":"https://openalex.org/I154099455","display_name":"Shandong University","ror":"https://ror.org/0207yh398","country_code":"CN","type":"funder","lineage":["https://openalex.org/I154099455"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Zhiping Jia","raw_affiliation_strings":["School of Computer Science and Technology, Shandong University, Jinan, China#TAB#"],"affiliations":[{"raw_affiliation_string":"School of Computer Science and Technology, Shandong University, Jinan, China#TAB#","institution_ids":["https://openalex.org/I154099455"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5100354048","display_name":"Xin Li","orcid":"https://orcid.org/0009-0002-7847-4129"},"institutions":[{"id":"https://openalex.org/I154099455","display_name":"Shandong University","ror":"https://ror.org/0207yh398","country_code":"CN","type":"funder","lineage":["https://openalex.org/I154099455"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Xin Li","raw_affiliation_strings":["School of Computer Science and Technology, Shandong University, Jinan, China#TAB#"],"affiliations":[{"raw_affiliation_string":"School of Computer Science and Technology, Shandong University, Jinan, China#TAB#","institution_ids":["https://openalex.org/I154099455"]}]}],"institution_assertions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":true,"fulltext_origin":"ngrams","cited_by_count":1,"citation_normalized_percentile":{"value":0.183893,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":66,"max":73},"biblio":{"volume":null,"issue":null,"first_page":"1008","last_page":"1015"},"is_retracted":false,"is_paratext":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9995,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9994,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/cache-only-memory-architecture","display_name":"Cache-only memory architecture","score":0.60352296},{"id":"https://openalex.org/keywords/design-space-exploration","display_name":"Design space exploration","score":0.5708407},{"id":"https://openalex.org/keywords/memory-architecture","display_name":"Memory architecture","score":0.5379416},{"id":"https://openalex.org/keywords/non-uniform-memory-access","display_name":"Non-uniform memory access","score":0.43966842}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8442522},{"id":"https://openalex.org/C3720319","wikidata":"https://www.wikidata.org/wiki/Q5015937","display_name":"Cache-only memory architecture","level":5,"score":0.60352296},{"id":"https://openalex.org/C2780513914","wikidata":"https://www.wikidata.org/wiki/Q18210350","display_name":"Bottleneck","level":2,"score":0.5919094},{"id":"https://openalex.org/C2776221188","wikidata":"https://www.wikidata.org/wiki/Q21072556","display_name":"Design space exploration","level":2,"score":0.5708407},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.54356205},{"id":"https://openalex.org/C2779602883","wikidata":"https://www.wikidata.org/wiki/Q15544750","display_name":"Memory architecture","level":2,"score":0.5379416},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5246687},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.51529264},{"id":"https://openalex.org/C2780165032","wikidata":"https://www.wikidata.org/wiki/Q16869822","display_name":"Energy consumption","level":2,"score":0.49737456},{"id":"https://openalex.org/C176649486","wikidata":"https://www.wikidata.org/wiki/Q2308807","display_name":"Memory management","level":3,"score":0.47607464},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.45139924},{"id":"https://openalex.org/C133371097","wikidata":"https://www.wikidata.org/wiki/Q868014","display_name":"Non-uniform memory access","level":5,"score":0.43966842},{"id":"https://openalex.org/C57863822","wikidata":"https://www.wikidata.org/wiki/Q905488","display_name":"Flat memory model","level":4,"score":0.42984837},{"id":"https://openalex.org/C173801870","wikidata":"https://www.wikidata.org/wiki/Q201413","display_name":"Heuristic","level":2,"score":0.4198814},{"id":"https://openalex.org/C51290061","wikidata":"https://www.wikidata.org/wiki/Q1936765","display_name":"Uniform memory access","level":4,"score":0.4198489},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.4192116},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.41272524},{"id":"https://openalex.org/C189783530","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"CPU cache","level":3,"score":0.36090273},{"id":"https://openalex.org/C201148951","wikidata":"https://www.wikidata.org/wiki/Q5015976","display_name":"Cache coloring","level":4,"score":0.33936673},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.20857552},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.1725752},{"id":"https://openalex.org/C18903297","wikidata":"https://www.wikidata.org/wiki/Q7150","display_name":"Ecology","level":1,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.0},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"is_oa":false,"landing_page_url":"https://doi.org/10.1109/hpcc.2014.169","pdf_url":null,"source":null,"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.91,"display_name":"Affordable and clean energy"}],"grants":[],"datasets":[],"versions":[],"referenced_works_count":24,"referenced_works":["https://openalex.org/W1490174819","https://openalex.org/W2029009124","https://openalex.org/W2032094184","https://openalex.org/W2037439076","https://openalex.org/W2059843741","https://openalex.org/W2078971350","https://openalex.org/W2086807722","https://openalex.org/W2089047615","https://openalex.org/W2095300648","https://openalex.org/W2109172228","https://openalex.org/W2112089212","https://openalex.org/W2122540149","https://openalex.org/W2122795343","https://openalex.org/W2126322661","https://openalex.org/W2128337123","https://openalex.org/W2135829003","https://openalex.org/W2140935245","https://openalex.org/W2154553951","https://openalex.org/W2158116338","https://openalex.org/W2162528816","https://openalex.org/W2506983566","https://openalex.org/W3141273430","https://openalex.org/W3145162387","https://openalex.org/W4246195803"],"related_works":["https://openalex.org/W254684032","https://openalex.org/W2168550483","https://openalex.org/W2145484885","https://openalex.org/W2096506606","https://openalex.org/W2047684617","https://openalex.org/W2008164459","https://openalex.org/W1975698617","https://openalex.org/W1974211070","https://openalex.org/W1965563745","https://openalex.org/W126098351"],"abstract_inverted_index":{"On":[0],"chip":[1],"SRAMs":[2],"including":[3],"scratchpad":[4],"memories":[5],"(SPMs)":[6],"and":[7,22,30,52,67,156],"caches":[8,51,66],"are":[9],"widely":[10],"used":[11],"in":[12,36,151,160],"embedded":[13,39,44],"systems":[14],"to":[15,118,158],"narrow":[16],"the":[17,47,63,79,84,88,99,133],"speed":[18],"gap":[19],"between":[20,65],"CPU":[21],"memory.":[23],"Memory":[24],"subsystem":[25,92,154],"acts":[26],"as":[27],"both":[28],"performance":[29],"energy":[31,95,163],"bottleneck":[32],"for":[33,78],"many":[34,37,42,56],"applications":[35],"contemporary":[38],"systems.":[40],"While":[41],"off-the-shelf":[43],"processors":[45],"employ":[46],"architecture":[48,82],"with":[49,83,103,132],"hybrid":[50],"SPMs":[53],"on-chip":[54],"memories,":[55],"existing":[57],"work":[58],"on":[59],"SPM":[60,75,123,135,144],"management":[61,145],"ignore":[62],"synergy":[64],"SPMs.":[68],"In":[69],"this":[70],"work,":[71],"we":[72],"propose":[73,111],"static":[74],"allocation":[76,124,137],"strategy":[77],"above-mentioned":[80],"system":[81],"objective":[85],"of":[86,162],"minimizing":[87],"overall":[89],"instruction":[90,152],"memory":[91,153],"latency":[93],"and/or":[94],"consumption.":[96],"We":[97,110],"capture":[98],"cache":[100,107],"conflict":[101],"misses":[102],"a":[104],"fine-grained":[105],"temporal":[106],"behavior":[108],"model.":[109],"an":[112,120],"approximate":[113],"knapsack":[114],"based":[115],"heuristic":[116,136],"algorithm":[117],"generate":[119],"outstanding":[121],"function-level":[122],"which":[125],"favors":[126],"fast":[127],"design":[128],"space":[129],"exploration.":[130],"Compared":[131],"state-of-the-art":[134],"strategy,":[138],"experimental":[139],"results":[140],"show":[141],"that":[142],"our":[143],"scheme":[146],"achieves":[147],"14.00%":[148],"further":[149],"improvement":[150],"performance,":[155],"up":[157],"17.69%":[159],"terms":[161],"saving.":[164]},"abstract_inverted_index_v3":null,"cited_by_api_url":"https://api.openalex.org/works?filter=cites:W2081361888","counts_by_year":[{"year":2019,"cited_by_count":1}],"updated_date":"2025-04-03T09:55:58.840454","created_date":"2016-06-24"}