{"id":"https://openalex.org/W2143841786","doi":"https://doi.org/10.1109/hpca.1997.569588","title":"Reducing the replacement overhead in bus-based COMA multiprocessors","display_name":"Reducing the replacement overhead in bus-based COMA multiprocessors","publication_year":2002,"publication_date":"2002-11-22","ids":{"openalex":"https://openalex.org/W2143841786","doi":"https://doi.org/10.1109/hpca.1997.569588","mag":"2143841786"},"language":"en","primary_location":{"is_oa":false,"landing_page_url":"https://doi.org/10.1109/hpca.1997.569588","pdf_url":null,"source":null,"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false},"type":"article","type_crossref":"proceedings-article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5005698035","display_name":"Fredrik Dahlgren","orcid":null},"institutions":[{"id":"https://openalex.org/I66862912","display_name":"Chalmers University of Technology","ror":"https://ror.org/040wg7k59","country_code":"SE","type":"funder","lineage":["https://openalex.org/I66862912"]}],"countries":["SE"],"is_corresponding":false,"raw_author_name":"F. Dahlgren","raw_affiliation_strings":["Department of Computer Engineering, Chalmers University of Technology, Gothenburg, Sweden"],"affiliations":[{"raw_affiliation_string":"Department of Computer Engineering, Chalmers University of Technology, Gothenburg, Sweden","institution_ids":["https://openalex.org/I66862912"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5012361649","display_name":"Anders Landin","orcid":null},"institutions":[{"id":"https://openalex.org/I2800780207","display_name":"Swedish Institute","ror":"https://ror.org/022w3f533","country_code":"SE","type":"government","lineage":["https://openalex.org/I2800780207"]}],"countries":["SE"],"is_corresponding":false,"raw_author_name":"A. Landin","raw_affiliation_strings":["Swedish Institute of Computer Science, Kista, Sweden"],"affiliations":[{"raw_affiliation_string":"Swedish Institute of Computer Science, Kista, Sweden","institution_ids":["https://openalex.org/I2800780207"]}]}],"institution_assertions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.748,"has_fulltext":true,"fulltext_origin":"ngrams","cited_by_count":5,"citation_normalized_percentile":{"value":0.236713,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":73,"max":75},"biblio":{"volume":null,"issue":null,"first_page":"14","last_page":"23"},"is_retracted":false,"is_paratext":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.9995,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/cache-only-memory-architecture","display_name":"Cache-only memory architecture","score":0.6660538}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7877116},{"id":"https://openalex.org/C3720319","wikidata":"https://www.wikidata.org/wiki/Q5015937","display_name":"Cache-only memory architecture","level":5,"score":0.6660538},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.6269737},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.6266154},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.5068448},{"id":"https://openalex.org/C63511323","wikidata":"https://www.wikidata.org/wiki/Q908936","display_name":"Interleaved memory","level":4,"score":0.49229515},{"id":"https://openalex.org/C51290061","wikidata":"https://www.wikidata.org/wiki/Q1936765","display_name":"Uniform memory access","level":4,"score":0.4812293},{"id":"https://openalex.org/C189783530","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"CPU cache","level":3,"score":0.4452511},{"id":"https://openalex.org/C176649486","wikidata":"https://www.wikidata.org/wiki/Q2308807","display_name":"Memory management","level":3,"score":0.36995772},{"id":"https://openalex.org/C136085584","wikidata":"https://www.wikidata.org/wiki/Q910289","display_name":"Overlay","level":2,"score":0.3125999},{"id":"https://openalex.org/C201148951","wikidata":"https://www.wikidata.org/wiki/Q5015976","display_name":"Cache coloring","level":4,"score":0.2639068},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.21581328}],"mesh":[],"locations_count":1,"locations":[{"is_oa":false,"landing_page_url":"https://doi.org/10.1109/hpca.1997.569588","pdf_url":null,"source":null,"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false}],"best_oa_location":null,"sustainable_development_goals":[],"grants":[],"datasets":[],"versions":[],"referenced_works_count":19,"referenced_works":["https://openalex.org/W1525312648","https://openalex.org/W1534162693","https://openalex.org/W1562438224","https://openalex.org/W1966285605","https://openalex.org/W1978980371","https://openalex.org/W2021817036","https://openalex.org/W2096210717","https://openalex.org/W2096956970","https://openalex.org/W2122100378","https://openalex.org/W2123199776","https://openalex.org/W2143285027","https://openalex.org/W2144147197","https://openalex.org/W2152654963","https://openalex.org/W2173730676","https://openalex.org/W2176969489","https://openalex.org/W2240842400","https://openalex.org/W4237150160","https://openalex.org/W4249203857","https://openalex.org/W4255568398"],"related_works":["https://openalex.org/W4281924108","https://openalex.org/W4281569059","https://openalex.org/W2934889147","https://openalex.org/W254684032","https://openalex.org/W2135236335","https://openalex.org/W2123199776","https://openalex.org/W207100770","https://openalex.org/W2043352873","https://openalex.org/W1975698617","https://openalex.org/W120214571"],"abstract_inverted_index":{"In":[0],"a":[1,4,40],"multiprocessor":[2],"with":[3,76],"Cache-Only":[5],"Memory":[6],"Architecture":[7],"(COMA)":[8],"all":[9],"available":[10],"memory":[11,29,52,62,73,160],"is":[12,66,140,150],"used":[13],"to":[14,26,68,154],"form":[15],"large":[16,23],"cache":[17,87],"memories":[18],"called":[19],"attraction":[20,51,58,116],"memories.":[21],"These":[22],"caches":[24,113],"help":[25],"satisfy":[27],"shared":[28],"accesses":[30],"locally,":[31],"reducing":[32],"the":[33,72,104,111,115,118,137,156],"need":[34],"for":[35,84,102,107,143,158],"node-external":[36],"communication.":[37],"However":[38],"since":[39],"COMA":[41,163],"has":[42],"no":[43],"back-up":[44],"main":[45],"memory,":[46],"blocks":[47],"replaced":[48],"from":[49],"one":[50],"must":[53],"be":[54],"relocated":[55],"into":[56],"another":[57],"memory.":[59],"To":[60],"keep":[61],"overhead":[63],"low,":[64],"it":[65],"desirable":[67],"have":[69,98],"most":[70],"of":[71,86],"space":[74,82],"filled":[75],"unique":[77],"data.":[78],"This":[79],"leaves":[80],"little":[81],"left":[83],"replication":[85],"blocks,":[88],"resulting":[89],"in":[90,125,129,162],"that":[91,136,147],"replacement":[92,138],"traffic":[93,139],"may":[94],"become":[95],"excessive.":[96],"We":[97],"studied":[99],"two":[100],"schemes":[101],"removing":[103],"traditional":[105],"demand":[106],"full":[108],"inclusion":[109,149],"between":[110],"lower-level":[112],"and":[114,120],"memory:":[117],"loose-inclusion":[119],"no-inclusion":[121],"schemes.":[122],"They":[123],"differ":[124],"efficiency":[126],"but":[127],"also":[128],"implementation":[130],"cost.":[131],"Detailed":[132],"simulation":[133],"results":[134],"show":[135],"reduced":[141],"substantially":[142],"both":[144],"approaches,":[145],"indicating":[146],"breaking":[148],"an":[151],"efficient":[152],"way":[153],"bound":[155],"sensitivity":[157],"high":[159],"pressure":[161],"machines.":[164]},"abstract_inverted_index_v3":null,"cited_by_api_url":"https://api.openalex.org/works?filter=cites:W2143841786","counts_by_year":[],"updated_date":"2025-04-16T00:09:13.428242","created_date":"2016-06-24"}