{"id":"https://openalex.org/W2052742013","doi":"https://doi.org/10.1109/hipc.2013.6799140","title":"A hybrid shared memory heterogeneous execution platform for PCIe-based GPGPUs","display_name":"A hybrid shared memory heterogeneous execution platform for PCIe-based GPGPUs","publication_year":2013,"publication_date":"2013-12-01","ids":{"openalex":"https://openalex.org/W2052742013","doi":"https://doi.org/10.1109/hipc.2013.6799140","mag":"2052742013"},"language":"en","primary_location":{"is_oa":false,"landing_page_url":"https://doi.org/10.1109/hipc.2013.6799140","pdf_url":null,"source":null,"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false},"type":"article","type_crossref":"proceedings-article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5083023059","display_name":"Sambit K. Shukla","orcid":null},"institutions":[{"id":"https://openalex.org/I103635307","display_name":"University of California, Riverside","ror":"https://ror.org/03nawhv43","country_code":"US","type":"education","lineage":["https://openalex.org/I103635307"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Sambit K. Shukla","raw_affiliation_strings":["Comput. Sci. & Eng., UC Riverside, Riverside, CA, USA"],"affiliations":[{"raw_affiliation_string":"Comput. Sci. & Eng., UC Riverside, Riverside, CA, USA","institution_ids":["https://openalex.org/I103635307"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5048949780","display_name":"Laxmi N. Bhuyan","orcid":"https://orcid.org/0000-0002-8759-0458"},"institutions":[{"id":"https://openalex.org/I103635307","display_name":"University of California, Riverside","ror":"https://ror.org/03nawhv43","country_code":"US","type":"education","lineage":["https://openalex.org/I103635307"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Laxmi N. Bhuyan","raw_affiliation_strings":["Comput. Sci. & Eng., UC Riverside, Riverside, CA, USA"],"affiliations":[{"raw_affiliation_string":"Comput. Sci. & Eng., UC Riverside, Riverside, CA, USA","institution_ids":["https://openalex.org/I103635307"]}]}],"institution_assertions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.158,"has_fulltext":true,"fulltext_origin":"ngrams","cited_by_count":2,"citation_normalized_percentile":{"value":0.328692,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":72,"max":76},"biblio":{"volume":null,"issue":null,"first_page":"343","last_page":"352"},"is_retracted":false,"is_paratext":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.9994,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10715","display_name":"Distributed and Parallel Computing Systems","score":0.9992,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.89416397},{"id":"https://openalex.org/C64270927","wikidata":"https://www.wikidata.org/wiki/Q206924","display_name":"PCI Express","level":3,"score":0.79409647},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.6994044},{"id":"https://openalex.org/C50630238","wikidata":"https://www.wikidata.org/wiki/Q971505","display_name":"General-purpose computing on graphics processing units","level":3,"score":0.55582494},{"id":"https://openalex.org/C133875982","wikidata":"https://www.wikidata.org/wiki/Q764810","display_name":"Shared memory","level":2,"score":0.53030515},{"id":"https://openalex.org/C34165917","wikidata":"https://www.wikidata.org/wiki/Q188267","display_name":"Programming paradigm","level":2,"score":0.5117185},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.47561127},{"id":"https://openalex.org/C2778119891","wikidata":"https://www.wikidata.org/wiki/Q477690","display_name":"CUDA","level":2,"score":0.4509234},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.36028218},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.2936311},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.28315437},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.112078965},{"id":"https://openalex.org/C21442007","wikidata":"https://www.wikidata.org/wiki/Q1027879","display_name":"Graphics","level":2,"score":0.10542253},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"is_oa":false,"landing_page_url":"https://doi.org/10.1109/hipc.2013.6799140","pdf_url":null,"source":null,"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false}],"best_oa_location":null,"sustainable_development_goals":[],"grants":[],"datasets":[],"versions":[],"referenced_works_count":17,"referenced_works":["https://openalex.org/W1552041766","https://openalex.org/W1651324627","https://openalex.org/W1992720840","https://openalex.org/W2007432529","https://openalex.org/W2058144256","https://openalex.org/W2095894588","https://openalex.org/W2098278566","https://openalex.org/W2104677829","https://openalex.org/W2109426995","https://openalex.org/W2121758805","https://openalex.org/W2135518093","https://openalex.org/W2147900461","https://openalex.org/W2149340725","https://openalex.org/W2149950425","https://openalex.org/W4232145753","https://openalex.org/W4240262711","https://openalex.org/W4252178669"],"related_works":["https://openalex.org/W3048701459","https://openalex.org/W2893308117","https://openalex.org/W2792081825","https://openalex.org/W240129890","https://openalex.org/W2389600408","https://openalex.org/W2370314112","https://openalex.org/W2364044215","https://openalex.org/W2149078538","https://openalex.org/W1963859303","https://openalex.org/W1912958759"],"abstract_inverted_index":{"The":[0,21],"disparity":[1],"between":[2,70],"the":[3,10,15,52,55,71,97,114],"CPU":[4,36],"and":[5,35,74,86,125],"GPU":[6,18,63,78,92,98,116],"domains":[7],"has":[8],"forced":[9],"programmers":[11],"to":[12,14,50,88],"adhere":[13],"traditional":[16,75,115],"driver-based":[17],"programming":[19,79,117],"approach.":[20,80],"negative":[22],"implications":[23],"of":[24,54],"this":[25,39],"approach":[26,49,69],"are":[27],"inter-domain":[28],"data":[29],"transfer":[30],"overhead,":[31],"host":[32],"memory":[33,73,77,102],"pressure":[34],"underutilization.":[37],"In":[38],"paper,":[40],"we":[41,65],"propose":[42],"a":[43,67,100],"novel":[44],"hybrid":[45],"shared":[46,72,101],"memory-based":[47],"execution":[48,103,122],"enhance":[51],"throughput":[53],"General":[56],"Purpose":[57],"GPU(GPGPU)":[58],"applications.":[59],"To":[60],"achive":[61],"optimal":[62],"execution,":[64],"adopted":[66],"midway":[68],"disjoint":[76],"Our":[81,105],"design":[82,106],"involves":[83],"OS":[84],"enhancements":[85],"extensions":[87],"an":[89],"OS-integrated":[90],"open-source":[91],"driver(GDev)":[93],"which":[94],"together":[95],"provide":[96],"application":[99],"platform.":[104],"not":[107],"only":[108],"eliminates":[109],"several":[110],"drawbacks":[111],"associated":[112],"with":[113],"approach,":[118],"but":[119],"allows":[120],"data-parallel":[121],"across":[123],"CPUs":[124],"GPU.":[126]},"cited_by_api_url":"https://api.openalex.org/works?filter=cites:W2052742013","counts_by_year":[{"year":2018,"cited_by_count":1},{"year":2015,"cited_by_count":1}],"updated_date":"2025-01-17T19:05:30.900225","created_date":"2016-06-24"}