乐胖代购免代理版

{"id":"https://openalex.org/W4388214731","doi":"https://doi.org/10.1109/fpl60245.2023.00016","title":"Titan 2.0: Enabling Open-Source CAD Evaluation with a Modern Architecture Capture","display_name":"Titan 2.0: Enabling Open-Source CAD Evaluation with a Modern Architecture Capture","publication_year":2023,"publication_date":"2023-09-04","ids":{"openalex":"https://openalex.org/W4388214731","doi":"https://doi.org/10.1109/fpl60245.2023.00016"},"language":"en","primary_location":{"is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpl60245.2023.00016","pdf_url":null,"source":null,"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false},"type":"article","type_crossref":"proceedings-article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5093174843","display_name":"Kimia Talaei Khoozani","orcid":null},"institutions":[{"id":"https://openalex.org/I185261750","display_name":"University of Toronto","ror":"https://ror.org/03dbr7087","country_code":"CA","type":"education","lineage":["https://openalex.org/I185261750"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Kimia Talaei Khoozani","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Toronto, Toronto, Canada"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Toronto, Toronto, Canada","institution_ids":["https://openalex.org/I185261750"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5093174844","display_name":"Arash Ahmadian Dehkordi","orcid":null},"institutions":[{"id":"https://openalex.org/I185261750","display_name":"University of Toronto","ror":"https://ror.org/03dbr7087","country_code":"CA","type":"education","lineage":["https://openalex.org/I185261750"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Arash Ahmadian Dehkordi","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Toronto, Toronto, Canada"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Toronto, Toronto, Canada","institution_ids":["https://openalex.org/I185261750"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5030184404","display_name":"Vaughn Betz","orcid":"https://orcid.org/0000-0003-0528-6493"},"institutions":[{"id":"https://openalex.org/I185261750","display_name":"University of Toronto","ror":"https://ror.org/03dbr7087","country_code":"CA","type":"education","lineage":["https://openalex.org/I185261750"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Vaughn Betz","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Toronto, Toronto, Canada"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Toronto, Toronto, Canada","institution_ids":["https://openalex.org/I185261750"]}]}],"institution_assertions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.519,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.999985,"is_in_top_1_percent":true,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":78,"max":84},"biblio":{"volume":null,"issue":null,"first_page":null,"last_page":null},"is_retracted":false,"is_paratext":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9997,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9997,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9993,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11338","display_name":"Advancements in Photolithography Techniques","score":0.9978,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/stratix","display_name":"Stratix","score":0.9120193},{"id":"https://openalex.org/keywords/benchmarking","display_name":"Benchmarking","score":0.46267125},{"id":"https://openalex.org/keywords/memory-footprint","display_name":"Memory footprint","score":0.4448907}],"concepts":[{"id":"https://openalex.org/C2776277307","wikidata":"https://www.wikidata.org/wiki/Q22074755","display_name":"Stratix","level":3,"score":0.9120193},{"id":"https://openalex.org/C50805821","wikidata":"https://www.wikidata.org/wiki/Q1136670","display_name":"Titan (rocket family)","level":2,"score":0.79719085},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.77655727},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7205914},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.6145799},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5381381},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.47643003},{"id":"https://openalex.org/C86251818","wikidata":"https://www.wikidata.org/wiki/Q816754","display_name":"Benchmarking","level":2,"score":0.46267125},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.44850907},{"id":"https://openalex.org/C74912251","wikidata":"https://www.wikidata.org/wiki/Q6815727","display_name":"Memory footprint","level":2,"score":0.4448907},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.22504103},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.09023747},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C162853370","wikidata":"https://www.wikidata.org/wiki/Q39809","display_name":"Marketing","level":1,"score":0.0},{"id":"https://openalex.org/C144133560","wikidata":"https://www.wikidata.org/wiki/Q4830453","display_name":"Business","level":0,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C146978453","wikidata":"https://www.wikidata.org/wiki/Q3798668","display_name":"Aerospace engineering","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpl60245.2023.00016","pdf_url":null,"source":null,"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false}],"best_oa_location":null,"sustainable_development_goals":[],"grants":[{"funder":"https://openalex.org/F4320307102","funder_display_name":"Intel Corporation","award_id":null},{"funder":"https://openalex.org/F4320334593","funder_display_name":"Natural Sciences and Engineering Research Council of Canada","award_id":null}],"datasets":[],"versions":[],"referenced_works_count":17,"referenced_works":["https://openalex.org/W1999074645","https://openalex.org/W2005602803","https://openalex.org/W2023428606","https://openalex.org/W2111756578","https://openalex.org/W2116094656","https://openalex.org/W2119696072","https://openalex.org/W2139637699","https://openalex.org/W2155316178","https://openalex.org/W2164340799","https://openalex.org/W2264331490","https://openalex.org/W2626482350","https://openalex.org/W2897505503","https://openalex.org/W2997871849","https://openalex.org/W3033033241","https://openalex.org/W3206505512","https://openalex.org/W4384833499","https://openalex.org/W4388214753"],"related_works":["https://openalex.org/W435179959","https://openalex.org/W4254372399","https://openalex.org/W4238897586","https://openalex.org/W3208151864","https://openalex.org/W2619091065","https://openalex.org/W2518118925","https://openalex.org/W2059640416","https://openalex.org/W1564576805","https://openalex.org/W1509155667","https://openalex.org/W1490753184"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"an":[3],"updated":[4,96],"version":[5],"of":[6,18,43,107,114,136,154],"the":[7,48,69,84,95,105,139,155],"Titan":[8,97],"(Quartus":[9],"+":[10],"VPR)":[11],"flow,":[12],"and":[13,35,41,78,99,111,128,144,149,161],"a":[14,33,54],"VPR-compatible":[15],"architecture":[16,51,57,77,87],"description":[17],"Intel's":[19],"Stratix":[20,49,100],"10":[21,50,101],"device.":[22],"Together":[23],"these":[24],"components":[25],"enable":[26],"large":[27],"designs":[28],"to":[29,116],"be":[30,65],"targeted":[31],"at":[32],"complex":[34],"realistic":[36],"architecture,":[37],"facilitating":[38],"improved":[39],"benchmarking":[40],"optimization":[42],"open-source":[44],"CAD":[45],"flows.":[46],"Additionally,":[47],"capture":[52,68],"is":[53,126,132,142],"useful":[55],"baseline":[56],"on":[58],"which":[59],"proposed":[60],"new":[61],"FPGA":[62],"features":[63],"can":[64],"evaluated.":[66],"We":[67,151],"device":[70,74],"primitives,":[71],"intra-block":[72],"connectivity,":[73],"floorplans,":[75],"routing":[76],"timing":[79],"with":[80],"reasonable":[81],"fidelity":[82],"in":[83,159],"human-readable":[85],"VTR":[86],"format,":[88],"enabling":[89],"easy":[90],"modification":[91],"by":[92],"researchers.":[93],"Using":[94],"flow":[98],"capture,":[102],"we":[103],"compare":[104],"quality":[106],"results":[108,120],"(QoR),":[109],"runtime,":[110],"resource":[112],"utilization":[113],"VPR":[115,160],"Quartus":[117,145],"Prime.":[118],"The":[119],"show":[121],"that":[122,135],"VPR's":[123],"overall":[124],"runtime":[125,141,158],"comparable":[127],"its":[129],"memory":[130],"footprint":[131],"smaller":[133],"than":[134],"Quartus,":[137],"but":[138],"packer":[140],"higher":[143],"achieves":[146],"better":[147],"wirelength":[148],"frequency.":[150],"identify":[152],"causes":[153],"slower":[156],"packing":[157],"suggest":[162],"directions":[163],"for":[164],"future":[165],"improvements.":[166]},"cited_by_api_url":"https://api.openalex.org/works?filter=cites:W4388214731","counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":1}],"updated_date":"2024-12-31T05:27:48.561813","created_date":"2023-11-03"}