乐胖代购免代理版

{"id":"https://openalex.org/W2019660355","doi":"https://doi.org/10.1109/fpl.2013.6645495","title":"Generating infrastructure for FPGA-accelerated applications","display_name":"Generating infrastructure for FPGA-accelerated applications","publication_year":2013,"publication_date":"2013-09-01","ids":{"openalex":"https://openalex.org/W2019660355","doi":"https://doi.org/10.1109/fpl.2013.6645495","mag":"2019660355"},"language":"en","primary_location":{"is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpl.2013.6645495","pdf_url":null,"source":null,"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false},"type":"article","type_crossref":"proceedings-article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"https://dspace.mit.edu/bitstream/1721.1/121447/2/FPL13.pdf","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5063466346","display_name":"Myron King","orcid":"https://orcid.org/0000-0002-3808-9819"},"institutions":[{"id":"https://openalex.org/I63966007","display_name":"Massachusetts Institute of Technology","ror":"https://ror.org/042nb2s44","country_code":"US","type":"funder","lineage":["https://openalex.org/I63966007"]},{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"funder","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Myron King","raw_affiliation_strings":["Comput. Sci. & Artificial Intell. Lab., Massachusetts Inst. of Technol., Cambridge, MA, USA"],"affiliations":[{"raw_affiliation_string":"Comput. Sci. & Artificial Intell. Lab., Massachusetts Inst. of Technol., Cambridge, MA, USA","institution_ids":["https://openalex.org/I63966007","https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5057444621","display_name":"Asif Khan","orcid":"https://orcid.org/0000-0003-4530-8263"},"institutions":[{"id":"https://openalex.org/I63966007","display_name":"Massachusetts Institute of Technology","ror":"https://ror.org/042nb2s44","country_code":"US","type":"funder","lineage":["https://openalex.org/I63966007"]},{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"funder","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Asif Khan","raw_affiliation_strings":["Comput. Sci. & Artificial Intell. Lab., Massachusetts Inst. of Technol., Cambridge, MA, USA"],"affiliations":[{"raw_affiliation_string":"Comput. Sci. & Artificial Intell. Lab., Massachusetts Inst. of Technol., Cambridge, MA, USA","institution_ids":["https://openalex.org/I63966007","https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5082641160","display_name":"Abhinav Agarwal","orcid":"https://orcid.org/0000-0002-9467-8511"},"institutions":[{"id":"https://openalex.org/I63966007","display_name":"Massachusetts Institute of Technology","ror":"https://ror.org/042nb2s44","country_code":"US","type":"funder","lineage":["https://openalex.org/I63966007"]},{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"funder","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Abhinav Agarwal","raw_affiliation_strings":["Comput. Sci. & Artificial Intell. Lab., Massachusetts Inst. of Technol., Cambridge, MA, USA"],"affiliations":[{"raw_affiliation_string":"Comput. Sci. & Artificial Intell. Lab., Massachusetts Inst. of Technol., Cambridge, MA, USA","institution_ids":["https://openalex.org/I63966007","https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5008094018","display_name":"Oriol Arcas-Abella","orcid":"https://orcid.org/0000-0001-8578-0285"},"institutions":[{"id":"https://openalex.org/I63966007","display_name":"Massachusetts Institute of Technology","ror":"https://ror.org/042nb2s44","country_code":"US","type":"funder","lineage":["https://openalex.org/I63966007"]},{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"funder","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Oriol Arcas","raw_affiliation_strings":["Comput. Sci. & Artificial Intell. Lab., Massachusetts Inst. of Technol., Cambridge, MA, USA"],"affiliations":[{"raw_affiliation_string":"Comput. Sci. & Artificial Intell. Lab., Massachusetts Inst. of Technol., Cambridge, MA, USA","institution_ids":["https://openalex.org/I63966007","https://openalex.org/I1343180700"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5101813651","display_name":"ARVIND ARVIND","orcid":null},"institutions":[{"id":"https://openalex.org/I63966007","display_name":"Massachusetts Institute of Technology","ror":"https://ror.org/042nb2s44","country_code":"US","type":"funder","lineage":["https://openalex.org/I63966007"]},{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"funder","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"None Arvind","raw_affiliation_strings":["Comput. Sci. & Artificial Intell. Lab., Massachusetts Inst. of Technol., Cambridge, MA, USA"],"affiliations":[{"raw_affiliation_string":"Comput. Sci. & Artificial Intell. Lab., Massachusetts Inst. of Technol., Cambridge, MA, USA","institution_ids":["https://openalex.org/I63966007","https://openalex.org/I1343180700"]}]}],"institution_assertions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.95,"has_fulltext":true,"fulltext_origin":"pdf","cited_by_count":8,"citation_normalized_percentile":{"value":0.685369,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":83,"max":84},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9985,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/programmer","display_name":"Programmer","score":0.66048145},{"id":"https://openalex.org/keywords/data-flow-analysis","display_name":"Data-flow analysis","score":0.47442406},{"id":"https://openalex.org/keywords/hardware-acceleration","display_name":"Hardware acceleration","score":0.46323746},{"id":"https://openalex.org/keywords/control-flow-graph","display_name":"Control flow graph","score":0.43574983}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8622297},{"id":"https://openalex.org/C169590947","wikidata":"https://www.wikidata.org/wiki/Q47506","display_name":"Compiler","level":2,"score":0.6674706},{"id":"https://openalex.org/C2778514511","wikidata":"https://www.wikidata.org/wiki/Q1374194","display_name":"Programmer","level":2,"score":0.66048145},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.62220806},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.5377797},{"id":"https://openalex.org/C88468194","wikidata":"https://www.wikidata.org/wiki/Q1172416","display_name":"Data-flow analysis","level":3,"score":0.47442406},{"id":"https://openalex.org/C13164978","wikidata":"https://www.wikidata.org/wiki/Q600158","display_name":"Hardware acceleration","level":3,"score":0.46323746},{"id":"https://openalex.org/C132525143","wikidata":"https://www.wikidata.org/wiki/Q141488","display_name":"Graph","level":2,"score":0.4617325},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.44285226},{"id":"https://openalex.org/C27458966","wikidata":"https://www.wikidata.org/wiki/Q1187693","display_name":"Control flow graph","level":2,"score":0.43574983},{"id":"https://openalex.org/C489000","wikidata":"https://www.wikidata.org/wiki/Q747385","display_name":"Data flow diagram","level":2,"score":0.41809285},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.41456783},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.3658759},{"id":"https://openalex.org/C80444323","wikidata":"https://www.wikidata.org/wiki/Q2878974","display_name":"Theoretical computer science","level":1,"score":0.1066533},{"id":"https://openalex.org/C77088390","wikidata":"https://www.wikidata.org/wiki/Q8513","display_name":"Database","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpl.2013.6645495","pdf_url":null,"source":null,"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false},{"is_oa":true,"landing_page_url":"https://hdl.handle.net/1721.1/121447","pdf_url":"https://dspace.mit.edu/bitstream/1721.1/121447/2/FPL13.pdf","source":{"id":"https://openalex.org/S4306400425","display_name":"DSpace@MIT (Massachusetts Institute of Technology)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_indexed_in_scopus":false,"is_core":false,"host_organization":"https://openalex.org/I63966007","host_organization_name":"Massachusetts Institute of Technology","host_organization_lineage":["https://openalex.org/I63966007"],"host_organization_lineage_names":["Massachusetts Institute of Technology"],"type":"repository"},"license":"cc-by-nc-sa","license_id":"https://openalex.org/licenses/cc-by-nc-sa","version":"submittedVersion","is_accepted":false,"is_published":false}],"best_oa_location":{"is_oa":true,"landing_page_url":"https://hdl.handle.net/1721.1/121447","pdf_url":"https://dspace.mit.edu/bitstream/1721.1/121447/2/FPL13.pdf","source":{"id":"https://openalex.org/S4306400425","display_name":"DSpace@MIT (Massachusetts Institute of Technology)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_indexed_in_scopus":false,"is_core":false,"host_organization":"https://openalex.org/I63966007","host_organization_name":"Massachusetts Institute of Technology","host_organization_lineage":["https://openalex.org/I63966007"],"host_organization_lineage_names":["Massachusetts Institute of Technology"],"type":"repository"},"license":"cc-by-nc-sa","license_id":"https://openalex.org/licenses/cc-by-nc-sa","version":"submittedVersion","is_accepted":false,"is_published":false},"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","score":0.63,"display_name":"Industry, innovation and infrastructure"}],"grants":[],"datasets":[],"versions":[],"referenced_works_count":7,"referenced_works":["https://openalex.org/W1496267491","https://openalex.org/W1597755753","https://openalex.org/W1772887859","https://openalex.org/W1984866458","https://openalex.org/W2014497214","https://openalex.org/W2098416053","https://openalex.org/W4249008249"],"related_works":["https://openalex.org/W94523631","https://openalex.org/W59945861","https://openalex.org/W4256382613","https://openalex.org/W2151163382","https://openalex.org/W2084443973","https://openalex.org/W2081768685","https://openalex.org/W2052160877","https://openalex.org/W1551967076","https://openalex.org/W1549956274","https://openalex.org/W1484884871"],"abstract_inverted_index":{"Whether":[0],"for":[1,74,102],"use":[2],"as":[3,87,125],"the":[4,21,26,29,45,49,53,56,61,92,98,109,112,128,132,140,144,151,168],"final":[5],"target":[6],"or":[7,107],"simply":[8],"a":[9,68,88],"rapid":[10],"prototyping":[11],"platform,":[12],"programming":[13,72],"systems":[14],"containing":[15],"FPGAs":[16],"is":[17,23,40,85,100],"challenging.":[18],"Some":[19],"of":[20,48,115,131,143],"difficulty":[22],"due":[24],"to":[25,32,43,77,137,160],"difference":[27],"between":[28],"models":[30],"used":[31],"program":[33],"hardware":[34],"and":[35,71,91,134,156],"software,":[36],"but":[37],"great":[38],"effort":[39],"also":[41],"required":[42],"coordinate":[44],"simultaneous":[46],"execution":[47,103],"application":[50,79,84,169],"running":[51,59,80],"on":[52,60,108],"microprocessor":[54],"with":[55],"accelerated":[57],"kernel(s)":[58],"FPGA.":[62],"In":[63],"this":[64],"paper":[65],"we":[66],"present":[67],"new":[69],"methodology":[70,155],"model":[73],"introducing":[75],"hardware-acceleration":[76],"an":[78,120],"in":[81,97,105],"software.":[82],"The":[83],"represented":[86],"data-flow":[89],"graph":[90,99,133],"computation":[93],"at":[94],"each":[95],"node":[96],"specified":[101],"either":[104],"software":[106],"FPGA":[110,163],"using":[111],"programmer's":[113],"language":[114],"choice.":[116],"We":[117],"have":[118],"implemented":[119],"interface":[121],"compiler":[122,157],"which":[123,148],"takes":[124],"its":[126],"input":[127],"FIFO":[129],"edges":[130],"generates":[135],"code":[136],"connect":[138],"all":[139],"different":[141],"parts":[142],"program,":[145],"including":[146],"those":[147],"communicate":[149],"across":[150],"hardware/software":[152],"boundary.":[153],"Our":[154],"enable":[158],"programmers":[159],"effectively":[161],"exploit":[162],"acceleration":[164],"without":[165],"ever":[166],"leaving":[167],"space.":[170]},"abstract_inverted_index_v3":null,"cited_by_api_url":"https://api.openalex.org/works?filter=cites:W2019660355","counts_by_year":[{"year":2020,"cited_by_count":1},{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":2},{"year":2015,"cited_by_count":2},{"year":2014,"cited_by_count":1},{"year":2013,"cited_by_count":1}],"updated_date":"2025-03-23T02:05:38.476725","created_date":"2016-06-24"}