乐胖代购免代理版

{"id":"https://openalex.org/W2163006389","doi":"https://doi.org/10.1109/fpl.2010.72","title":"A Cost-Effective Technique for Mapping BLUTs to QLUTs in FPGAs","display_name":"A Cost-Effective Technique for Mapping BLUTs to QLUTs in FPGAs","publication_year":2010,"publication_date":"2010-01-01","ids":{"openalex":"https://openalex.org/W2163006389","doi":"https://doi.org/10.1109/fpl.2010.72","mag":"2163006389"},"language":"en","primary_location":{"is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpl.2010.72","pdf_url":null,"source":null,"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false},"type":"article","type_crossref":"proceedings-article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"http://www.inf.ufrgs.br/%7EMRPRITT/Publications/P27-fpl2010.pdf","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5086717490","display_name":"Marcus Ritt","orcid":"https://orcid.org/0000-0001-7894-1634"},"institutions":[{"id":"https://openalex.org/I130442723","display_name":"Universidade Federal do Rio Grande do Sul","ror":"https://ror.org/041yk2d64","country_code":"BR","type":"education","lineage":["https://openalex.org/I130442723"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Marcus Ritt","raw_affiliation_strings":["Instituto de Informatica, PPGC/UFRGS, Brazil"],"affiliations":[{"raw_affiliation_string":"Instituto de Informatica, PPGC/UFRGS, Brazil","institution_ids":["https://openalex.org/I130442723"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5014901784","display_name":"Carlos Lisboa","orcid":"https://orcid.org/0000-0003-2030-942X"},"institutions":[{"id":"https://openalex.org/I130442723","display_name":"Universidade Federal do Rio Grande do Sul","ror":"https://ror.org/041yk2d64","country_code":"BR","type":"education","lineage":["https://openalex.org/I130442723"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Carlos Arthur Lang Lisboa","raw_affiliation_strings":["Instituto de Informatica, PPGC/UFRGS, Brazil"],"affiliations":[{"raw_affiliation_string":"Instituto de Informatica, PPGC/UFRGS, Brazil","institution_ids":["https://openalex.org/I130442723"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5062358729","display_name":"Luigi Carro","orcid":"https://orcid.org/0000-0002-7402-4780"},"institutions":[{"id":"https://openalex.org/I130442723","display_name":"Universidade Federal do Rio Grande do Sul","ror":"https://ror.org/041yk2d64","country_code":"BR","type":"education","lineage":["https://openalex.org/I130442723"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Luigi Carro","raw_affiliation_strings":["Instituto de Informatica, PPGC/UFRGS, Brazil"],"affiliations":[{"raw_affiliation_string":"Instituto de Informatica, PPGC/UFRGS, Brazil","institution_ids":["https://openalex.org/I130442723"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5059331235","display_name":"Cristiano Lazzari","orcid":null},"institutions":[{"id":"https://openalex.org/I121345201","display_name":"Instituto de Engenharia de Sistemas e Computadores Investiga\u00e7\u00e3o e Desenvolvimento","ror":"https://ror.org/04mqy3p58","country_code":"PT","type":"nonprofit","lineage":["https://openalex.org/I121345201","https://openalex.org/I4210125590"]}],"countries":["PT"],"is_corresponding":false,"raw_author_name":"Cristiano Lazzari","raw_affiliation_strings":["ALGOS-INESC-ID, Portugal"],"affiliations":[{"raw_affiliation_string":"ALGOS-INESC-ID, Portugal","institution_ids":["https://openalex.org/I121345201"]}]}],"institution_assertions":[],"countries_distinct_count":2,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":true,"fulltext_origin":"ngrams","cited_by_count":3,"citation_normalized_percentile":{"value":0.439339,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":75,"max":77},"biblio":{"volume":null,"issue":null,"first_page":null,"last_page":null},"is_retracted":false,"is_paratext":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9999,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9999,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9986,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6702298},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.65691626},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.64734614},{"id":"https://openalex.org/C48372109","wikidata":"https://www.wikidata.org/wiki/Q3913","display_name":"Binary number","level":2,"score":0.52821094},{"id":"https://openalex.org/C56086750","wikidata":"https://www.wikidata.org/wiki/Q6042592","display_name":"Integer programming","level":2,"score":0.46323153},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.4552381},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.3368411},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.33436167},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.31875783},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.30122876},{"id":"https://openalex.org/C94375191","wikidata":"https://www.wikidata.org/wiki/Q11205","display_name":"Arithmetic","level":1,"score":0.2027686},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.17790222},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.169426},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.13438672}],"mesh":[],"locations_count":2,"locations":[{"is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpl.2010.72","pdf_url":null,"source":null,"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false},{"is_oa":true,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.259.7245","pdf_url":"http://www.inf.ufrgs.br/%7EMRPRITT/Publications/P27-fpl2010.pdf","source":{"id":"https://openalex.org/S4306400349","display_name":"CiteSeer X (The Pennsylvania State University)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I130769515","host_organization_name":"Pennsylvania State University","host_organization_lineage":["https://openalex.org/I130769515"],"host_organization_lineage_names":["Pennsylvania State University"],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false}],"best_oa_location":{"is_oa":true,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.259.7245","pdf_url":"http://www.inf.ufrgs.br/%7EMRPRITT/Publications/P27-fpl2010.pdf","source":{"id":"https://openalex.org/S4306400349","display_name":"CiteSeer X (The Pennsylvania State University)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I130769515","host_organization_name":"Pennsylvania State University","host_organization_lineage":["https://openalex.org/I130769515"],"host_organization_lineage_names":["Pennsylvania State University"],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false},"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.9,"id":"https://metadata.un.org/sdg/7"}],"grants":[],"datasets":[],"versions":[],"referenced_works_count":12,"referenced_works":["https://openalex.org/W1533253004","https://openalex.org/W2029541370","https://openalex.org/W2059202331","https://openalex.org/W2059608229","https://openalex.org/W2061061502","https://openalex.org/W2103932237","https://openalex.org/W2120550029","https://openalex.org/W2129835511","https://openalex.org/W2142152031","https://openalex.org/W3152179426","https://openalex.org/W4233756358","https://openalex.org/W4241806018"],"related_works":["https://openalex.org/W4237139544","https://openalex.org/W4200391368","https://openalex.org/W3042736233","https://openalex.org/W2787763930","https://openalex.org/W2406926880","https://openalex.org/W2373535795","https://openalex.org/W2210979487","https://openalex.org/W2111241003","https://openalex.org/W2082487009","https://openalex.org/W2074043759"],"abstract_inverted_index":{"Quaternary":[0],"logic":[1],"has":[2],"shown":[3],"to":[4,56,91],"be":[5,72],"a":[6,52,92],"promising":[7],"alternative":[8],"for":[9],"implementing":[10],"FPGAs,":[11],"since":[12],"voltage":[13],"mode":[14],"quaternary":[15,41,48,57],"circuits":[16,39,58],"can":[17,71],"reduce":[18,27],"the":[19,24,36,68,77,84],"circuits'":[20],"cost":[21],"and":[22,83],"at":[23],"same":[25],"time":[26],"its":[28],"power":[29],"consumption.":[30],"In":[31],"this":[32],"paper,":[33],"we":[34,50],"study":[35],"implementation":[37],"of":[38,47,79,86],"in":[40,75],"logic.":[42],"To":[43],"obtain":[44],"cost-effective":[45],"implementations":[46],"circuits,":[49],"propose":[51],"mapping":[53],"from":[54],"binary":[55,93],"based":[59],"on":[60],"integer":[61],"linear":[62],"programming.":[63],"Our":[64],"results":[65],"show":[66],"that":[67],"expected":[69],"improvements":[70],"achieved,":[73],"reducing,":[74],"average,":[76],"number":[78,85],"transistors":[80],"by":[81,88],"27%":[82],"nets":[87],"19%,":[89],"compared":[90],"implementation.":[94]},"cited_by_api_url":"https://api.openalex.org/works?filter=cites:W2163006389","counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2018,"cited_by_count":1},{"year":2014,"cited_by_count":1}],"updated_date":"2025-01-15T18:53:25.564286","created_date":"2016-06-24"}