乐胖代购免代理版

{"id":"https://openalex.org/W2125290808","doi":"https://doi.org/10.1109/fpl.2006.311224","title":"Adaptive FPGAs: High-Level Architecture and a Synthesis Method","display_name":"Adaptive FPGAs: High-Level Architecture and a Synthesis Method","publication_year":2006,"publication_date":"2006-01-01","ids":{"openalex":"https://openalex.org/W2125290808","doi":"https://doi.org/10.1109/fpl.2006.311224","mag":"2125290808"},"language":"en","primary_location":{"is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpl.2006.311224","pdf_url":null,"source":null,"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false},"type":"article","type_crossref":"proceedings-article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"http://www.eecg.toronto.edu/~brown/papers/fpl06-manohararajah.pdf","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5055265836","display_name":"Valavan Manohararajah","orcid":null},"institutions":[{"id":"https://openalex.org/I185261750","display_name":"University of Toronto","ror":"https://ror.org/03dbr7087","country_code":"CA","type":"funder","lineage":["https://openalex.org/I185261750"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Valavan Manohararajah","raw_affiliation_strings":["Dept. of Electr. & Comput. Eng., Toronto Univ."],"affiliations":[{"raw_affiliation_string":"Dept. of Electr. & Comput. Eng., Toronto Univ.","institution_ids":["https://openalex.org/I185261750"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5102840804","display_name":"Stephen D. Brown","orcid":"https://orcid.org/0009-0009-8329-1504"},"institutions":[{"id":"https://openalex.org/I185261750","display_name":"University of Toronto","ror":"https://ror.org/03dbr7087","country_code":"CA","type":"funder","lineage":["https://openalex.org/I185261750"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Stephen Brown","raw_affiliation_strings":["Dept. of Electr. & Comput. Eng., Toronto Univ."],"affiliations":[{"raw_affiliation_string":"Dept. of Electr. & Comput. Eng., Toronto Univ.","institution_ids":["https://openalex.org/I185261750"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5035010641","display_name":"Z.G. Vranesic","orcid":null},"institutions":[{"id":"https://openalex.org/I185261750","display_name":"University of Toronto","ror":"https://ror.org/03dbr7087","country_code":"CA","type":"funder","lineage":["https://openalex.org/I185261750"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Zvonko Vranesic","raw_affiliation_strings":["Dept. of Electr. & Comput. Eng., Toronto Univ."],"affiliations":[{"raw_affiliation_string":"Dept. of Electr. & Comput. Eng., Toronto Univ.","institution_ids":["https://openalex.org/I185261750"]}]}],"institution_assertions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":true,"fulltext_origin":"ngrams","cited_by_count":0,"citation_normalized_percentile":{"value":0.0,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":0,"max":61},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"8"},"is_retracted":false,"is_paratext":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9999,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9999,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/control-logic","display_name":"Control logic","score":0.53178716},{"id":"https://openalex.org/keywords/feature","display_name":"Feature (linguistics)","score":0.5145425},{"id":"https://openalex.org/keywords/programmable-logic-array","display_name":"Programmable logic array","score":0.5145356},{"id":"https://openalex.org/keywords/high-level-synthesis","display_name":"High-Level Synthesis","score":0.51392126},{"id":"https://openalex.org/keywords/programmable-array-logic","display_name":"Programmable Array Logic","score":0.51355934},{"id":"https://openalex.org/keywords/gate-array","display_name":"Gate array","score":0.4323379}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.82963204},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.72275865},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.6245693},{"id":"https://openalex.org/C2776350369","wikidata":"https://www.wikidata.org/wiki/Q843479","display_name":"Control logic","level":2,"score":0.53178716},{"id":"https://openalex.org/C2776401178","wikidata":"https://www.wikidata.org/wiki/Q12050496","display_name":"Feature (linguistics)","level":2,"score":0.5145425},{"id":"https://openalex.org/C182322920","wikidata":"https://www.wikidata.org/wiki/Q2112217","display_name":"Programmable logic array","level":3,"score":0.5145356},{"id":"https://openalex.org/C58013763","wikidata":"https://www.wikidata.org/wiki/Q5754574","display_name":"High-level synthesis","level":3,"score":0.51392126},{"id":"https://openalex.org/C113323844","wikidata":"https://www.wikidata.org/wiki/Q1378651","display_name":"Programmable Array Logic","level":5,"score":0.51355934},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.49810743},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.48595822},{"id":"https://openalex.org/C206274596","wikidata":"https://www.wikidata.org/wiki/Q1063837","display_name":"Programmable logic device","level":2,"score":0.48312613},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.46016428},{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.44263157},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.4397337},{"id":"https://openalex.org/C114237110","wikidata":"https://www.wikidata.org/wiki/Q114901","display_name":"Gate array","level":3,"score":0.4323379},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.39589483},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3266164},{"id":"https://openalex.org/C162454741","wikidata":"https://www.wikidata.org/wiki/Q173359","display_name":"Logic family","level":4,"score":0.28933012},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.175275},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.14917248},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.07716361},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C138885662","wikidata":"https://www.wikidata.org/wiki/Q5891","display_name":"Philosophy","level":0,"score":0.0},{"id":"https://openalex.org/C41895202","wikidata":"https://www.wikidata.org/wiki/Q8162","display_name":"Linguistics","level":1,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpl.2006.311224","pdf_url":null,"source":null,"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false},{"is_oa":true,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.554.4712","pdf_url":"http://www.eecg.toronto.edu/~brown/papers/fpl06-manohararajah.pdf","source":{"id":"https://openalex.org/S4306400349","display_name":"CiteSeer X (The Pennsylvania State University)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_indexed_in_scopus":false,"is_core":false,"host_organization":"https://openalex.org/I130769515","host_organization_name":"Pennsylvania State University","host_organization_lineage":["https://openalex.org/I130769515"],"host_organization_lineage_names":["Pennsylvania State University"],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false}],"best_oa_location":{"is_oa":true,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.554.4712","pdf_url":"http://www.eecg.toronto.edu/~brown/papers/fpl06-manohararajah.pdf","source":{"id":"https://openalex.org/S4306400349","display_name":"CiteSeer X (The Pennsylvania State University)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_indexed_in_scopus":false,"is_core":false,"host_organization":"https://openalex.org/I130769515","host_organization_name":"Pennsylvania State University","host_organization_lineage":["https://openalex.org/I130769515"],"host_organization_lineage_names":["Pennsylvania State University"],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false},"sustainable_development_goals":[{"score":0.43,"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure"}],"grants":[],"datasets":[],"versions":[],"referenced_works_count":22,"referenced_works":["https://openalex.org/W1511688816","https://openalex.org/W1523051745","https://openalex.org/W1999062853","https://openalex.org/W2007049691","https://openalex.org/W2045726766","https://openalex.org/W2111756578","https://openalex.org/W2113645429","https://openalex.org/W2119241964","https://openalex.org/W2120397377","https://openalex.org/W2128239317","https://openalex.org/W2133712953","https://openalex.org/W2144853876","https://openalex.org/W2145117664","https://openalex.org/W2150281391","https://openalex.org/W2150787480","https://openalex.org/W2155814884","https://openalex.org/W2161273503","https://openalex.org/W2167138995","https://openalex.org/W2173124859","https://openalex.org/W2299845815","https://openalex.org/W33927306","https://openalex.org/W4072037"],"related_works":["https://openalex.org/W4389045693","https://openalex.org/W3117015220","https://openalex.org/W3022525969","https://openalex.org/W3013792460","https://openalex.org/W2519750906","https://openalex.org/W2466591189","https://openalex.org/W2376859467","https://openalex.org/W2014165129","https://openalex.org/W1904803855","https://openalex.org/W1528933814"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"preliminary":[3],"work":[4],"exploring":[5],"adaptive":[6,15],"field":[7],"programmable":[8],"gate":[9],"arrays":[10],"(AFPGAs).":[11],"An":[12],"AFPGA":[13],"is":[14],"in":[16,30,83],"the":[17,20,26,41,80],"sense":[18],"that":[19,66,76],"functionality":[21],"of":[22,73],"subcircuits":[23],"placed":[24],"on":[25,35,100,106],"chip":[27],"can":[28],"change":[29],"response":[31],"to":[32,52,56,104],"changes":[33],"observed":[34],"certain":[36],"control":[37,47],"signals.":[38],"We":[39,60],"describe":[40,62],"high-level":[42],"architecture":[43],"which":[44],"adds":[45],"additional":[46],"logic":[48,74],"and":[49,68,89,102],"SRAM":[50],"bits":[51],"a":[53,63],"traditional":[54],"FPGA":[55],"produce":[57],"an":[58,84],"AFPGA.":[59,85],"also":[61],"synthesis":[64,92],"method":[65,93],"identifies":[67],"resynthesizes":[69],"mutually":[70],"exclusive":[71],"pieces":[72],"so":[75],"they":[77],"may":[78],"share":[79],"resources":[81],"available":[82],"The":[86],"architectural":[87],"feature":[88],"its":[90],"associated":[91],"helps":[94],"reduce":[95],"circuit":[96],"size":[97],"by":[98],"28%":[99],"average":[101],"up":[103],"40%":[105],"select":[107],"circuits":[108]},"abstract_inverted_index_v3":null,"cited_by_api_url":"https://api.openalex.org/works?filter=cites:W2125290808","counts_by_year":[],"updated_date":"2025-01-27T21:14:15.293971","created_date":"2016-06-24"}