乐胖代购免代理版

{"id":"https://openalex.org/W2123129852","doi":"https://doi.org/10.1109/fpl.2006.311195","title":"System Level Architecture Exploration for Reconfigurable Systems On Chip","display_name":"System Level Architecture Exploration for Reconfigurable Systems On Chip","publication_year":2006,"publication_date":"2006-08-01","ids":{"openalex":"https://openalex.org/W2123129852","doi":"https://doi.org/10.1109/fpl.2006.311195","mag":"2123129852"},"language":"en","primary_location":{"is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpl.2006.311195","pdf_url":null,"source":null,"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false},"type":"article","type_crossref":"proceedings-article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5018954488","display_name":"\u039a\u03c9\u03bd\u03c3\u03c4\u03b1\u03bd\u03c4\u03af\u03bd\u03bf\u03c2 \u039c\u03b1\u03c3\u03c3\u03ad\u03bb\u03bf\u03c2","orcid":"https://orcid.org/0000-0001-9311-4696"},"institutions":[{"id":"https://openalex.org/I47508984","display_name":"Imperial College London","ror":"https://ror.org/041kmwe10","country_code":"GB","type":"funder","lineage":["https://openalex.org/I47508984"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Konstantinos Masselos","raw_affiliation_strings":["Imperial College of Science, Technology and Medicine, London, UK"],"affiliations":[{"raw_affiliation_string":"Imperial College of Science, Technology and Medicine, London, UK","institution_ids":["https://openalex.org/I47508984"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101494498","display_name":"Yang Qu","orcid":"https://orcid.org/0000-0001-7909-4107"},"institutions":[{"id":"https://openalex.org/I86100027","display_name":"Intracom Telecom (Greece)","ror":"https://ror.org/04npy5k94","country_code":"GR","type":"company","lineage":["https://openalex.org/I86100027"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"Yang Qu","raw_affiliation_strings":["Intracom Telecom, S. A, Patra, Greece"],"affiliations":[{"raw_affiliation_string":"Intracom Telecom, S. A, Patra, Greece","institution_ids":["https://openalex.org/I86100027"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5087798619","display_name":"Kari Tiensyrj\u00e4","orcid":null},"institutions":[{"id":"https://openalex.org/I87653560","display_name":"VTT Technical Research Centre of Finland","ror":"https://ror.org/04b181w54","country_code":"FI","type":"nonprofit","lineage":["https://openalex.org/I4210089493","https://openalex.org/I87653560"]}],"countries":["FI"],"is_corresponding":false,"raw_author_name":"Kari Tiensyrja","raw_affiliation_strings":["VTT Electronics, Oulu, Finland"],"affiliations":[{"raw_affiliation_string":"VTT Electronics, Oulu, Finland","institution_ids":["https://openalex.org/I87653560"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5048927560","display_name":"Nikolaos Voros","orcid":"https://orcid.org/0000-0003-2410-5205"},"institutions":[{"id":"https://openalex.org/I87653560","display_name":"VTT Technical Research Centre of Finland","ror":"https://ror.org/04b181w54","country_code":"FI","type":"nonprofit","lineage":["https://openalex.org/I4210089493","https://openalex.org/I87653560"]}],"countries":["FI"],"is_corresponding":false,"raw_author_name":"Nikolaos S. Voros","raw_affiliation_strings":["VTT Electronics, Oulu, Finland"],"affiliations":[{"raw_affiliation_string":"VTT Electronics, Oulu, Finland","institution_ids":["https://openalex.org/I87653560"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5042247883","display_name":"M. Cupak","orcid":null},"institutions":[{"id":"https://openalex.org/I4210114974","display_name":"IMEC","ror":"https://ror.org/02kcbn207","country_code":"BE","type":"nonprofit","lineage":["https://openalex.org/I4210114974"]}],"countries":["BE"],"is_corresponding":false,"raw_author_name":"Miroslav Cupak","raw_affiliation_strings":["IMEC, Leuven, Belgium"],"affiliations":[{"raw_affiliation_string":"IMEC, Leuven, Belgium","institution_ids":["https://openalex.org/I4210114974"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5038533253","display_name":"L. Rijnders","orcid":null},"institutions":[{"id":"https://openalex.org/I4210114974","display_name":"IMEC","ror":"https://ror.org/02kcbn207","country_code":"BE","type":"nonprofit","lineage":["https://openalex.org/I4210114974"]}],"countries":["BE"],"is_corresponding":false,"raw_author_name":"Luc Rijnders","raw_affiliation_strings":["IMEC, Leuven, Belgium"],"affiliations":[{"raw_affiliation_string":"IMEC, Leuven, Belgium","institution_ids":["https://openalex.org/I4210114974"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5071234781","display_name":"Marko Pettissalo","orcid":null},"institutions":[{"id":"https://openalex.org/I4210092558","display_name":"BC Platforms (Finland)","ror":"https://ror.org/002fen565","country_code":"FI","type":"company","lineage":["https://openalex.org/I4210092558"]},{"id":"https://openalex.org/I2738502077","display_name":"Nokia (Finland)","ror":"https://ror.org/04pkc8m17","country_code":"FI","type":"funder","lineage":["https://openalex.org/I2738502077"]}],"countries":["FI"],"is_corresponding":false,"raw_author_name":"Marko Pettissalo","raw_affiliation_strings":["Nokia Technology Platforms, Oulu, Finland"],"affiliations":[{"raw_affiliation_string":"Nokia Technology Platforms, Oulu, Finland","institution_ids":["https://openalex.org/I4210092558","https://openalex.org/I2738502077"]}]}],"institution_assertions":[],"countries_distinct_count":4,"institutions_distinct_count":6,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":true,"fulltext_origin":"ngrams","cited_by_count":3,"citation_normalized_percentile":{"value":0.315017,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":72,"max":74},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9999,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9999,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9989,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9935,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/design-process","display_name":"Design process","score":0.41756856}],"concepts":[{"id":"https://openalex.org/C2776928060","wikidata":"https://www.wikidata.org/wiki/Q1753563","display_name":"SystemC","level":2,"score":0.9358683},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.78252995},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.6854689},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.64400387},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.581857},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.55157703},{"id":"https://openalex.org/C77495112","wikidata":"https://www.wikidata.org/wiki/Q5358436","display_name":"Electronic system-level design and verification","level":2,"score":0.52406526},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.51603794},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.47881085},{"id":"https://openalex.org/C2780451532","wikidata":"https://www.wikidata.org/wiki/Q759676","display_name":"Task (project management)","level":2,"score":0.46924213},{"id":"https://openalex.org/C31352089","wikidata":"https://www.wikidata.org/wiki/Q3750474","display_name":"Systems design","level":2,"score":0.45453838},{"id":"https://openalex.org/C48262172","wikidata":"https://www.wikidata.org/wiki/Q16908765","display_name":"Design process","level":3,"score":0.41756856},{"id":"https://openalex.org/C201995342","wikidata":"https://www.wikidata.org/wiki/Q682496","display_name":"Systems engineering","level":1,"score":0.19288108},{"id":"https://openalex.org/C115903868","wikidata":"https://www.wikidata.org/wiki/Q80993","display_name":"Software engineering","level":1,"score":0.17451671},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.12948322},{"id":"https://openalex.org/C174998907","wikidata":"https://www.wikidata.org/wiki/Q357662","display_name":"Work in process","level":2,"score":0.12133655},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.12005347},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C21547014","wikidata":"https://www.wikidata.org/wiki/Q1423657","display_name":"Operations management","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpl.2006.311195","pdf_url":null,"source":null,"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.51,"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9"}],"grants":[],"datasets":[],"versions":[],"referenced_works_count":10,"referenced_works":["https://openalex.org/W1485503636","https://openalex.org/W1625700852","https://openalex.org/W166200253","https://openalex.org/W2002743343","https://openalex.org/W2008598932","https://openalex.org/W2017442383","https://openalex.org/W2038198320","https://openalex.org/W2109328302","https://openalex.org/W2145622053","https://openalex.org/W4285719527"],"related_works":["https://openalex.org/W4256613086","https://openalex.org/W4238487776","https://openalex.org/W2533063779","https://openalex.org/W2362654847","https://openalex.org/W2149449165","https://openalex.org/W2132074508","https://openalex.org/W2123129852","https://openalex.org/W2119788505","https://openalex.org/W2059569687","https://openalex.org/W1576344679"],"abstract_inverted_index":{"During":[0],"the":[1,30,36,43,75,94,97],"last":[2],"years,":[3],"a":[4,21,73],"new":[5],"type":[6],"of":[7,17,47,63,66,96],"systems-on-chip":[8,11],"called,":[9],"reconfigurable":[10],"(RSoCs),":[12],"has":[13],"appeared.":[14],"The":[15,57,91],"design":[16,81,87],"such":[18],"systems":[19],"is":[20,89],"complex":[22],"task":[23],"and":[24,53,85],"requires":[25],"innovative":[26],"methods":[27],"to":[28],"support":[29],"development":[31],"process.":[32],"In":[33],"this":[34],"paper,":[35],"authors":[37],"present":[38],"two":[39],"alternative":[40,64],"approaches":[41,58,99],"for":[42],"efficient":[44],"architecture":[45],"exploration":[46],"RSoCs,":[48],"based":[49],"on":[50,54],"SystemC":[51],"language":[52],"OCAPI-xl":[55],"environment.":[56],"introduced,":[59],"allow":[60],"early":[61],"evaluation":[62],"mappings":[65],"system's":[67],"functionality":[68],"onto":[69],"different":[70,102],"architectures.":[71],"As":[72],"result,":[74],"time":[76,88],"consuming":[77],"iterations":[78],"from":[79,106],"lower":[80],"stages":[82],"are":[83],"eliminated":[84],"reduced":[86],"achieved.":[90],"paper":[92],"proves":[93],"effectiveness":[95],"proposed":[98],"through":[100],"three":[101],"case":[103],"studies,":[104],"borrowed":[105],"complementary":[107],"domains":[108]},"abstract_inverted_index_v3":null,"cited_by_api_url":"https://api.openalex.org/works?filter=cites:W2123129852","counts_by_year":[{"year":2016,"cited_by_count":1}],"updated_date":"2025-04-23T10:07:39.280911","created_date":"2016-06-24"}