乐胖代购免代理版

{"id":"https://openalex.org/W2099132653","doi":"https://doi.org/10.1109/fccm.2011.36","title":"Automatic HDL-Based Generation of Homogeneous Hard Macros for FPGAs","display_name":"Automatic HDL-Based Generation of Homogeneous Hard Macros for FPGAs","publication_year":2011,"publication_date":"2011-05-01","ids":{"openalex":"https://openalex.org/W2099132653","doi":"https://doi.org/10.1109/fccm.2011.36","mag":"2099132653"},"language":"en","primary_location":{"is_oa":false,"landing_page_url":"https://doi.org/10.1109/fccm.2011.36","pdf_url":null,"source":null,"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false},"type":"article","type_crossref":"proceedings-article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5078563943","display_name":"Sebastian Korf","orcid":null},"institutions":[{"id":"https://openalex.org/I206945453","display_name":"Paderborn University","ror":"https://ror.org/058kzsd48","country_code":"DE","type":"funder","lineage":["https://openalex.org/I206945453"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Sebastian Korf","raw_affiliation_strings":["System and Circuit Technology, University of Paderborn, Germany"],"affiliations":[{"raw_affiliation_string":"System and Circuit Technology, University of Paderborn, Germany","institution_ids":["https://openalex.org/I206945453"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5004516434","display_name":"Dario Cozzi","orcid":null},"institutions":[{"id":"https://openalex.org/I93860229","display_name":"Politecnico di Milano","ror":"https://ror.org/01nffqt88","country_code":"IT","type":"funder","lineage":["https://openalex.org/I93860229"]},{"id":"https://openalex.org/I206945453","display_name":"Paderborn University","ror":"https://ror.org/058kzsd48","country_code":"DE","type":"funder","lineage":["https://openalex.org/I206945453"]}],"countries":["DE","IT"],"is_corresponding":false,"raw_author_name":"Dario Cozzi","raw_affiliation_strings":["Dipartimento di Elettronica e Informazione, Politecnico di Milano, Italy","System and Circuit Technology, University of Paderborn, Germany"],"affiliations":[{"raw_affiliation_string":"Dipartimento di Elettronica e Informazione, Politecnico di Milano, Italy","institution_ids":["https://openalex.org/I93860229"]},{"raw_affiliation_string":"System and Circuit Technology, University of Paderborn, Germany","institution_ids":["https://openalex.org/I206945453"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5041162707","display_name":"Markus Koester","orcid":null},"institutions":[{"id":"https://openalex.org/I206945453","display_name":"Paderborn University","ror":"https://ror.org/058kzsd48","country_code":"DE","type":"funder","lineage":["https://openalex.org/I206945453"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Markus Koester","raw_affiliation_strings":["System and Circuit Technology, University of Paderborn, Germany"],"affiliations":[{"raw_affiliation_string":"System and Circuit Technology, University of Paderborn, Germany","institution_ids":["https://openalex.org/I206945453"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5019600837","display_name":"Jens Hagemeyer","orcid":"https://orcid.org/0009-0005-9943-8081"},"institutions":[{"id":"https://openalex.org/I206945453","display_name":"Paderborn University","ror":"https://ror.org/058kzsd48","country_code":"DE","type":"funder","lineage":["https://openalex.org/I206945453"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Jens Hagemeyer","raw_affiliation_strings":["System and Circuit Technology, University of Paderborn, Germany"],"affiliations":[{"raw_affiliation_string":"System and Circuit Technology, University of Paderborn, Germany","institution_ids":["https://openalex.org/I206945453"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5028498307","display_name":"Mario Porrmann","orcid":"https://orcid.org/0000-0003-1005-5753"},"institutions":[{"id":"https://openalex.org/I206945453","display_name":"Paderborn University","ror":"https://ror.org/058kzsd48","country_code":"DE","type":"funder","lineage":["https://openalex.org/I206945453"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Mario Porrmann","raw_affiliation_strings":["System and Circuit Technology, University of Paderborn, Germany"],"affiliations":[{"raw_affiliation_string":"System and Circuit Technology, University of Paderborn, Germany","institution_ids":["https://openalex.org/I206945453"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5043372144","display_name":"Ulrich R\u00fcckert","orcid":null},"institutions":[{"id":"https://openalex.org/I20121455","display_name":"Bielefeld University","ror":"https://ror.org/02hpadn98","country_code":"DE","type":"funder","lineage":["https://openalex.org/I20121455"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Ulrich R\u00fcckert","raw_affiliation_strings":["Cognitronics and Sensor Systems, Bielefeld University, Germany"],"affiliations":[{"raw_affiliation_string":"Cognitronics and Sensor Systems, Bielefeld University, Germany","institution_ids":["https://openalex.org/I20121455"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5010543929","display_name":"Marco D. Santambrogio","orcid":"https://orcid.org/0000-0002-9883-9693"},"institutions":[{"id":"https://openalex.org/I93860229","display_name":"Politecnico di Milano","ror":"https://ror.org/01nffqt88","country_code":"IT","type":"funder","lineage":["https://openalex.org/I93860229"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Marco D. Santambrogio","raw_affiliation_strings":["Dipartimento di Elettronica e Informazione, Politecnico di Milano, Italy"],"affiliations":[{"raw_affiliation_string":"Dipartimento di Elettronica e Informazione, Politecnico di Milano, Italy","institution_ids":["https://openalex.org/I93860229"]}]}],"institution_assertions":[],"countries_distinct_count":2,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":4.004,"has_fulltext":true,"fulltext_origin":"ngrams","cited_by_count":16,"citation_normalized_percentile":{"value":0.87379,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":88,"max":89},"biblio":{"volume":null,"issue":null,"first_page":"125","last_page":"132"},"is_retracted":false,"is_paratext":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9999,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9999,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9995,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/macro","display_name":"Macro","score":0.7027299},{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.50085044},{"id":"https://openalex.org/keywords/reconfigurable-computing","display_name":"Reconfigurable Computing","score":0.41004762}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7760712},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.76941645},{"id":"https://openalex.org/C166955791","wikidata":"https://www.wikidata.org/wiki/Q629579","display_name":"Macro","level":2,"score":0.7027299},{"id":"https://openalex.org/C36941000","wikidata":"https://www.wikidata.org/wiki/Q209455","display_name":"VHDL","level":3,"score":0.6231646},{"id":"https://openalex.org/C66882249","wikidata":"https://www.wikidata.org/wiki/Q169336","display_name":"Homogeneous","level":2,"score":0.605351},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.52837586},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.50085044},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.46863958},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.42882383},{"id":"https://openalex.org/C2777338717","wikidata":"https://www.wikidata.org/wiki/Q1762621","display_name":"Vendor","level":2,"score":0.4156538},{"id":"https://openalex.org/C142962650","wikidata":"https://www.wikidata.org/wiki/Q240838","display_name":"Reconfigurable computing","level":3,"score":0.41004762},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.08563316},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C97355855","wikidata":"https://www.wikidata.org/wiki/Q11473","display_name":"Thermodynamics","level":1,"score":0.0},{"id":"https://openalex.org/C162853370","wikidata":"https://www.wikidata.org/wiki/Q39809","display_name":"Marketing","level":1,"score":0.0},{"id":"https://openalex.org/C144133560","wikidata":"https://www.wikidata.org/wiki/Q4830453","display_name":"Business","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"is_oa":false,"landing_page_url":"https://doi.org/10.1109/fccm.2011.36","pdf_url":null,"source":null,"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false}],"best_oa_location":null,"sustainable_development_goals":[],"grants":[],"datasets":[],"versions":[],"referenced_works_count":8,"referenced_works":["https://openalex.org/W2103632662","https://openalex.org/W2104255322","https://openalex.org/W2128492110","https://openalex.org/W2134814047","https://openalex.org/W2139637699","https://openalex.org/W2150281391","https://openalex.org/W2154002295","https://openalex.org/W2163805454"],"related_works":["https://openalex.org/W799706496","https://openalex.org/W4245257593","https://openalex.org/W4239992647","https://openalex.org/W3008115697","https://openalex.org/W2478661203","https://openalex.org/W2366556084","https://openalex.org/W2030816003","https://openalex.org/W2004830053","https://openalex.org/W1988777083","https://openalex.org/W1555025092"],"abstract_inverted_index":{"The":[0,102,128,149],"regularity":[1],"of":[2,18,42,78,97,136],"resources":[3],"found":[4],"in":[5,15,21],"FPGAs":[6,67],"is":[7,52,112,131],"a":[8,16,28,48,56,70,83,87,108,140,144],"unique":[9],"feature,":[10],"which":[11,59,91],"can":[12],"be":[13],"utilized":[14],"number":[17],"applications,":[19],"e.g.,":[20],"timing":[22,160],"critical":[23],"applications":[24,26],"or":[25],"with":[27,154],"demand":[29],"for":[30,65,115,133,139],"homogeneous":[31,43,62,84],"routing.":[32],"Current":[33],"synthesis":[34],"tools":[35,106],"do":[36],"not":[37],"support":[38],"an":[39],"automatic":[40],"generation":[41],"FPGA":[44,118],"designs,":[45],"such":[46,73],"that":[47,111],"time-consuming":[49],"hand-crafted":[50],"design":[51,135],"required.":[53],"We":[54],"present":[55],"tool":[57,80,129],"flow,":[58],"automatically":[60,113],"generates":[61],"hard":[63,100,137],"macros":[64,138],"Xilinx":[66],"starting":[68],"from":[69,124],"high-level":[71],"description,":[72],"as":[74],"VHDL.":[75],"Key":[76],"functionalities":[77],"the":[79,95,98,116,125,134],"flow":[81],"are":[82,152],"placer":[85],"and":[86,104,143,159],"suitable":[88],"routing":[89],"algorithm,":[90],"aim":[92],"at":[93],"maintaining":[94],"homogeneity":[96],"resulting":[99,150],"macro.":[101],"place":[103],"route":[105],"use":[107],"resource":[109,157],"library":[110],"generated":[114],"target":[117],"family":[119],"by":[120],"extracting":[121],"relevant":[122],"information":[123],"vendor":[126],"tools.":[127],"chain":[130],"demonstrated":[132],"time-to-digital":[141],"converter":[142],"tiled":[145],"partially":[146],"reconfigurable":[147],"region.":[148],"designs":[151],"evaluated":[153],"respect":[155],"to":[156],"requirements":[158],"constraints.":[161]},"abstract_inverted_index_v3":null,"cited_by_api_url":"https://api.openalex.org/works?filter=cites:W2099132653","counts_by_year":[{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":2},{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":1},{"year":2014,"cited_by_count":2},{"year":2013,"cited_by_count":2},{"year":2012,"cited_by_count":4}],"updated_date":"2025-02-22T20:16:57.184626","created_date":"2016-06-24"}