乐胖代购免代理版

{"id":"https://openalex.org/W2019749799","doi":"https://doi.org/10.1109/eurmic.1999.794459","title":"Implementing a quantitative model for the 'effective' signal processing in the auditory system on a dedicated digital VLSI hardware","display_name":"Implementing a quantitative model for the 'effective' signal processing in the auditory system on a dedicated digital VLSI hardware","publication_year":1999,"publication_date":"1999-01-01","ids":{"openalex":"https://openalex.org/W2019749799","doi":"https://doi.org/10.1109/eurmic.1999.794459","mag":"2019749799"},"language":"en","primary_location":{"is_oa":false,"landing_page_url":"https://doi.org/10.1109/eurmic.1999.794459","pdf_url":null,"source":{"id":"https://openalex.org/S4306523317","display_name":"Proceedings 25th EUROMICRO Conference. Informatics: Theory and Practice for the New Millennium","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_indexed_in_scopus":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false},"type":"article","type_crossref":"proceedings-article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5054501720","display_name":"Arvid Schwarz","orcid":null},"institutions":[{"id":"https://openalex.org/I159176309","display_name":"Universit\u00e4t Hamburg","ror":"https://ror.org/00g30e956","country_code":"DE","type":"funder","lineage":["https://openalex.org/I159176309"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"A. Schwarz","raw_affiliation_strings":["Computer Science Department, IMA Group, University of Hamburg, Hamburg, Germany"],"affiliations":[{"raw_affiliation_string":"Computer Science Department, IMA Group, University of Hamburg, Hamburg, Germany","institution_ids":["https://openalex.org/I159176309"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5071134167","display_name":"B\u00e4rbel Mertsching","orcid":null},"institutions":[{"id":"https://openalex.org/I159176309","display_name":"Universit\u00e4t Hamburg","ror":"https://ror.org/00g30e956","country_code":"DE","type":"funder","lineage":["https://openalex.org/I159176309"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"B. Mertsching","raw_affiliation_strings":["Computer Science Department, IMA Group, University of Hamburg, Hamburg, Germany"],"affiliations":[{"raw_affiliation_string":"Computer Science Department, IMA Group, University of Hamburg, Hamburg, Germany","institution_ids":["https://openalex.org/I159176309"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5080415597","display_name":"Matthias Brucke","orcid":null},"institutions":[{"id":"https://openalex.org/I129877168","display_name":"Carl von Ossietzky Universit\u00e4t Oldenburg","ror":"https://ror.org/033n9gh91","country_code":"DE","type":"funder","lineage":["https://openalex.org/I129877168"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"M. Brucke","raw_affiliation_strings":["Computer Science Department, VLSI Group, University of Oldenburg, Oldenburg, Germany"],"affiliations":[{"raw_affiliation_string":"Computer Science Department, VLSI Group, University of Oldenburg, Oldenburg, Germany","institution_ids":["https://openalex.org/I129877168"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5048688572","display_name":"Wolfgang Nebel","orcid":null},"institutions":[{"id":"https://openalex.org/I129877168","display_name":"Carl von Ossietzky Universit\u00e4t Oldenburg","ror":"https://ror.org/033n9gh91","country_code":"DE","type":"funder","lineage":["https://openalex.org/I129877168"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"W. Nebel","raw_affiliation_strings":["Computer Science Department, VLSI Group, University of Oldenburg, Oldenburg, Germany"],"affiliations":[{"raw_affiliation_string":"Computer Science Department, VLSI Group, University of Oldenburg, Oldenburg, Germany","institution_ids":["https://openalex.org/I129877168"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5045134497","display_name":"J. Tschorz","orcid":null},"institutions":[{"id":"https://openalex.org/I129877168","display_name":"Carl von Ossietzky Universit\u00e4t Oldenburg","ror":"https://ror.org/033n9gh91","country_code":"DE","type":"funder","lineage":["https://openalex.org/I129877168"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"J. Tschorz","raw_affiliation_strings":["Physics Science Department, Medical Physics Group, University of Oldenburg, Oldenburg, Germany"],"affiliations":[{"raw_affiliation_string":"Physics Science Department, Medical Physics Group, University of Oldenburg, Oldenburg, Germany","institution_ids":["https://openalex.org/I129877168"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5076869895","display_name":"Birger Kollmeier","orcid":"https://orcid.org/0000-0001-8584-4779"},"institutions":[{"id":"https://openalex.org/I129877168","display_name":"Carl von Ossietzky Universit\u00e4t Oldenburg","ror":"https://ror.org/033n9gh91","country_code":"DE","type":"funder","lineage":["https://openalex.org/I129877168"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"B. Kollmeier","raw_affiliation_strings":["Physics Science Department, Medical Physics Group, University of Oldenburg, Oldenburg, Germany"],"affiliations":[{"raw_affiliation_string":"Physics Science Department, Medical Physics Group, University of Oldenburg, Oldenburg, Germany","institution_ids":["https://openalex.org/I129877168"]}]}],"institution_assertions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":true,"fulltext_origin":"ngrams","cited_by_count":1,"citation_normalized_percentile":{"value":0.222749,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":56,"max":63},"biblio":{"volume":null,"issue":null,"first_page":"133","last_page":"139 vol.1"},"is_retracted":false,"is_paratext":false,"primary_topic":{"id":"https://openalex.org/T11697","display_name":"Numerical Methods and Algorithms","score":0.9996,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11697","display_name":"Numerical Methods and Algorithms","score":0.9996,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11034","display_name":"Digital Filter Design and Implementation","score":0.9974,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T13126","display_name":"Scientific Research and Discoveries","score":0.994,"subfield":{"id":"https://openalex.org/subfields/3109","display_name":"Statistical and Nonlinear Physics"},"field":{"id":"https://openalex.org/fields/31","display_name":"Physics and Astronomy"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/systolic-array","display_name":"Systolic array","score":0.456304}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7892915},{"id":"https://openalex.org/C36941000","wikidata":"https://www.wikidata.org/wiki/Q209455","display_name":"VHDL","level":3,"score":0.7815715},{"id":"https://openalex.org/C84462506","wikidata":"https://www.wikidata.org/wiki/Q173142","display_name":"Digital signal processing","level":2,"score":0.6885494},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.6536921},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.63185054},{"id":"https://openalex.org/C104267543","wikidata":"https://www.wikidata.org/wiki/Q208163","display_name":"Signal processing","level":3,"score":0.5160975},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.47918785},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.46818367},{"id":"https://openalex.org/C169590947","wikidata":"https://www.wikidata.org/wiki/Q47506","display_name":"Compiler","level":2,"score":0.4573883},{"id":"https://openalex.org/C150741067","wikidata":"https://www.wikidata.org/wiki/Q2377218","display_name":"Systolic array","level":3,"score":0.456304},{"id":"https://openalex.org/C42143788","wikidata":"https://www.wikidata.org/wiki/Q173341","display_name":"Hardware description language","level":3,"score":0.44208485},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.34191203},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.31678814},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"is_oa":false,"landing_page_url":"https://doi.org/10.1109/eurmic.1999.794459","pdf_url":null,"source":{"id":"https://openalex.org/S4306523317","display_name":"Proceedings 25th EUROMICRO Conference. Informatics: Theory and Practice for the New Millennium","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_indexed_in_scopus":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false}],"best_oa_location":null,"sustainable_development_goals":[],"grants":[],"datasets":[],"versions":[],"referenced_works_count":8,"referenced_works":["https://openalex.org/W120138869","https://openalex.org/W1555915743","https://openalex.org/W2041777218","https://openalex.org/W2048151864","https://openalex.org/W2120978237","https://openalex.org/W2155915622","https://openalex.org/W2164009988","https://openalex.org/W2169004268"],"related_works":["https://openalex.org/W2911649771","https://openalex.org/W2548456620","https://openalex.org/W2384838054","https://openalex.org/W2376018793","https://openalex.org/W2355622827","https://openalex.org/W2148697719","https://openalex.org/W2139058049","https://openalex.org/W2110818533","https://openalex.org/W2075214143","https://openalex.org/W1917852300"],"abstract_inverted_index":{"A":[0],"digital":[1],"VLSI":[2],"implementation":[3,52,163],"of":[4,12,22,56,63,91,105,124],"an":[5,89],"algorithm":[6,107,127,157],"modeling":[7],"the":[8,13,30,34,64,68,92,99,106,121,125,139],"'effective'":[9],"signal":[10,31,65,197],"processing":[11,32,44,47],"human":[14,35],"auditory":[15],"system":[16,190],"is":[17,86,118,158],"presented.":[18],"The":[19,46,155,178],"model":[20,93],"consists":[21],"several":[23],"stages":[24],"psychoacoustically":[25],"and":[26,37,67,77,83,128,149,168,195],"physiologically":[27],"motivated":[28],"by":[29],"in":[33,53,120,146,174],"ear":[36],"was":[38,49,136,144],"successfully":[39],"applied":[40],"to":[41,60,97],"various":[42],"speech":[43],"applications.":[45],"scheme":[48],"partitioned":[50],"for":[51,74,102,112,138,165,192],"a":[54,103,109,129,166,175,187],"set":[55,135,182],"three":[57],"chips.":[58],"Due":[59],"local":[61],"properties":[62],"dynamic":[66],"necessary":[69,100],"arithmetical":[70],"precision":[71],"different":[72,162],"approaches":[73],"number":[75],"representation":[76],"appropriate":[78],"arithmetic":[79,117],"operators":[80],"were":[81],"investigated":[82],"implemented.":[84],"It":[85],"demonstrated":[87],"how":[88],"application":[90],"has":[94],"been":[95],"used":[96,119],"determine":[98],"wordlengths":[101],"transfer":[104],"into":[108],"version":[110],"suitable":[111],"hardware":[113,156],"implementation.":[114],"Fix":[115],"point":[116,133],"linear":[122],"parts":[123],"origin":[126],"special":[130],"small":[131],"floating":[132],"operator":[134],"developed":[137],"nonlinear":[140],"part.":[141],"This":[142],"part":[143],"coded":[145],"behavioral":[147],"VHDL":[148],"synthesized":[150],"with":[151,186],"Synopsys":[152],"Behavioral":[153],"Compiler.":[154],"being":[159],"evaluated":[160],"on":[161],"levels":[164],"FPGA":[167,180],"will":[169,183],"be":[170,184],"manufactured":[171],"as":[172],"ASICs":[173],"later":[176],"version.":[177],"presented":[179],"chip":[181],"combined":[185],"commercial":[188],"DSP":[189],"(TMS320C6201)":[191],"real":[193],"time":[194],"reconfigurable":[196],"processing.":[198]},"abstract_inverted_index_v3":null,"cited_by_api_url":"https://api.openalex.org/works?filter=cites:W2019749799","counts_by_year":[{"year":2019,"cited_by_count":1}],"updated_date":"2025-01-27T14:23:24.560170","created_date":"2016-06-24"}