乐胖代购免代理版

{"id":"https://openalex.org/W2097220518","doi":"https://doi.org/10.1109/etsym.2010.5512769","title":"A reconfigurable online BIST for combinational hardware using digital neural networks","display_name":"A reconfigurable online BIST for combinational hardware using digital neural networks","publication_year":2010,"publication_date":"2010-05-01","ids":{"openalex":"https://openalex.org/W2097220518","doi":"https://doi.org/10.1109/etsym.2010.5512769","mag":"2097220518"},"language":"en","primary_location":{"is_oa":false,"landing_page_url":"https://doi.org/10.1109/etsym.2010.5512769","pdf_url":null,"source":null,"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false},"type":"article","type_crossref":"proceedings-article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5079879975","display_name":"S. Behdad Hosseini","orcid":null},"institutions":[{"id":"https://openalex.org/I23946033","display_name":"University of Tehran","ror":"https://ror.org/05vf56z40","country_code":"IR","type":"funder","lineage":["https://openalex.org/I23946033"]}],"countries":["IR"],"is_corresponding":false,"raw_author_name":"S. Behdad Hosseini","raw_affiliation_strings":["CAD Laboratory, Electrical and Computer Engineering, School of Engineering Colleges, Campus 2, University of Tehran, 1450 North Amirabad, 14395-515 Tehran, Iran"],"affiliations":[{"raw_affiliation_string":"CAD Laboratory, Electrical and Computer Engineering, School of Engineering Colleges, Campus 2, University of Tehran, 1450 North Amirabad, 14395-515 Tehran, Iran","institution_ids":["https://openalex.org/I23946033"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5024206227","display_name":"Ali Shahabi","orcid":"https://orcid.org/0000-0002-9956-4441"},"institutions":[{"id":"https://openalex.org/I23946033","display_name":"University of Tehran","ror":"https://ror.org/05vf56z40","country_code":"IR","type":"funder","lineage":["https://openalex.org/I23946033"]}],"countries":["IR"],"is_corresponding":false,"raw_author_name":"Ali Shahabi","raw_affiliation_strings":["CAD Laboratory, Electrical and Computer Engineering, School of Engineering Colleges, Campus 2, University of Tehran, 1450 North Amirabad, 14395-515 Tehran, Iran"],"affiliations":[{"raw_affiliation_string":"CAD Laboratory, Electrical and Computer Engineering, School of Engineering Colleges, Campus 2, University of Tehran, 1450 North Amirabad, 14395-515 Tehran, Iran","institution_ids":["https://openalex.org/I23946033"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5027847347","display_name":"Hassan Sohofi","orcid":null},"institutions":[{"id":"https://openalex.org/I23946033","display_name":"University of Tehran","ror":"https://ror.org/05vf56z40","country_code":"IR","type":"funder","lineage":["https://openalex.org/I23946033"]}],"countries":["IR"],"is_corresponding":false,"raw_author_name":"Hassan Sohofi","raw_affiliation_strings":["CAD Laboratory, Electrical and Computer Engineering, School of Engineering Colleges, Campus 2, University of Tehran, 1450 North Amirabad, 14395-515 Tehran, Iran"],"affiliations":[{"raw_affiliation_string":"CAD Laboratory, Electrical and Computer Engineering, School of Engineering Colleges, Campus 2, University of Tehran, 1450 North Amirabad, 14395-515 Tehran, Iran","institution_ids":["https://openalex.org/I23946033"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5007933406","display_name":"Zainalabedin Navabi","orcid":null},"institutions":[{"id":"https://openalex.org/I23946033","display_name":"University of Tehran","ror":"https://ror.org/05vf56z40","country_code":"IR","type":"funder","lineage":["https://openalex.org/I23946033"]}],"countries":["IR"],"is_corresponding":false,"raw_author_name":"Zainalabedin Navabi","raw_affiliation_strings":["CAD Laboratory, Electrical and Computer Engineering, School of Engineering Colleges, Campus 2, University of Tehran, 1450 North Amirabad, 14395-515 Tehran, Iran"],"affiliations":[{"raw_affiliation_string":"CAD Laboratory, Electrical and Computer Engineering, School of Engineering Colleges, Campus 2, University of Tehran, 1450 North Amirabad, 14395-515 Tehran, Iran","institution_ids":["https://openalex.org/I23946033"]}]}],"institution_assertions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.172,"has_fulltext":true,"fulltext_origin":"ngrams","cited_by_count":3,"citation_normalized_percentile":{"value":0.349896,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":75,"max":77},"biblio":{"volume":null,"issue":null,"first_page":"139","last_page":"144"},"is_retracted":false,"is_paratext":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9999,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9999,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9996,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9979,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/realization","display_name":"Realization (probability)","score":0.65596795},{"id":"https://openalex.org/keywords/combinational-logic","display_name":"Combinational logic","score":0.6232022}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7270345},{"id":"https://openalex.org/C2781089630","wikidata":"https://www.wikidata.org/wiki/Q21856745","display_name":"Realization (probability)","level":2,"score":0.65596795},{"id":"https://openalex.org/C50644808","wikidata":"https://www.wikidata.org/wiki/Q192776","display_name":"Artificial neural network","level":2,"score":0.624876},{"id":"https://openalex.org/C81409106","wikidata":"https://www.wikidata.org/wiki/Q76505","display_name":"Combinational logic","level":3,"score":0.6232022},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.5429821},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.49899673},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.48187146},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.45201737},{"id":"https://openalex.org/C126953365","wikidata":"https://www.wikidata.org/wiki/Q5438152","display_name":"Fault coverage","level":3,"score":0.43979928},{"id":"https://openalex.org/C81843906","wikidata":"https://www.wikidata.org/wiki/Q173156","display_name":"Digital electronics","level":3,"score":0.43951076},{"id":"https://openalex.org/C36503486","wikidata":"https://www.wikidata.org/wiki/Q11235244","display_name":"Domain (mathematical analysis)","level":2,"score":0.43029675},{"id":"https://openalex.org/C43214815","wikidata":"https://www.wikidata.org/wiki/Q7310987","display_name":"Reliability (semiconductor)","level":3,"score":0.42996925},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.41924086},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.32283488},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.2778701},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.23034054},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.20090517},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.17670226},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.11252177},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.0},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"is_oa":false,"landing_page_url":"https://doi.org/10.1109/etsym.2010.5512769","pdf_url":null,"source":null,"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false}],"best_oa_location":null,"sustainable_development_goals":[],"grants":[],"datasets":[],"versions":[],"referenced_works_count":28,"referenced_works":["https://openalex.org/W1973695593","https://openalex.org/W1989359346","https://openalex.org/W1999490323","https://openalex.org/W2002259977","https://openalex.org/W2034175014","https://openalex.org/W2071654592","https://openalex.org/W2100669545","https://openalex.org/W2101930816","https://openalex.org/W2101963952","https://openalex.org/W2106491868","https://openalex.org/W2110919407","https://openalex.org/W2115081151","https://openalex.org/W2120202186","https://openalex.org/W2124165827","https://openalex.org/W2124776405","https://openalex.org/W2126884690","https://openalex.org/W2128084896","https://openalex.org/W2132280711","https://openalex.org/W2132465873","https://openalex.org/W2140388451","https://openalex.org/W2146277495","https://openalex.org/W2149095036","https://openalex.org/W2150825344","https://openalex.org/W2164290165","https://openalex.org/W2166478963","https://openalex.org/W2166734522","https://openalex.org/W4238947463","https://openalex.org/W9690362"],"related_works":["https://openalex.org/W63550369","https://openalex.org/W3217430545","https://openalex.org/W3114476551","https://openalex.org/W2108605716","https://openalex.org/W2088006178","https://openalex.org/W2085176210","https://openalex.org/W2083793411","https://openalex.org/W2069145203","https://openalex.org/W1532891187","https://openalex.org/W1494292626"],"abstract_inverted_index":{"Online":[0],"testing,":[1],"one":[2],"of":[3,17,35,51,59,80,85],"the":[4,46,52,57],"most":[5],"challenging":[6],"issues":[7],"in":[8,83],"design":[9,61],"for":[10,15,31,73],"test":[11],"domain,":[12],"is":[13,62],"intended":[14],"inspection":[16],"digital":[18],"systems":[19],"behavior":[20,58],"during":[21],"their":[22],"working":[23],"period.":[24],"This":[25],"paper":[26],"presents":[27],"a":[28,40],"novel":[29],"approach":[30,82],"simultaneous":[32],"online":[33],"testing":[34],"several":[36],"combinational":[37],"circuits":[38],"using":[39],"reconfigurable":[41],"neural":[42,53],"network":[43,54],"implemented":[44],"along":[45],"original":[47],"hardware.":[48],"Automatic":[49],"generation":[50],"to":[55,69],"model":[56],"each":[60],"proposed":[63],"as":[64,66,94],"well":[65],"required":[67],"techniques":[68],"obtain":[70],"optimum":[71],"configuration":[72],"its":[74],"hardware":[75],"realization.":[76],"Advantages":[77],"and":[78,90],"shortcomings":[79],"this":[81],"terms":[84],"area":[86],"overhead,":[87],"fault":[88],"latency":[89],"reliability":[91],"are":[92],"discussed":[93],"well.":[95]},"abstract_inverted_index_v3":null,"cited_by_api_url":"https://api.openalex.org/works?filter=cites:W2097220518","counts_by_year":[{"year":2015,"cited_by_count":2}],"updated_date":"2025-04-21T12:38:20.608319","created_date":"2016-06-24"}