{"id":"https://openalex.org/W2096654533","doi":"https://doi.org/10.1109/estmed.2007.4375794","title":"Code Placement for Reducing the Energy Consumption of Embedded Processors with Scratchpad and Cache Memories","display_name":"Code Placement for Reducing the Energy Consumption of Embedded Processors with Scratchpad and Cache Memories","publication_year":2007,"publication_date":"2007-10-01","ids":{"openalex":"https://openalex.org/W2096654533","doi":"https://doi.org/10.1109/estmed.2007.4375794","mag":"2096654533"},"language":"en","primary_location":{"is_oa":false,"landing_page_url":"https://doi.org/10.1109/estmed.2007.4375794","pdf_url":null,"source":null,"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false},"type":"article","type_crossref":"proceedings-article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5015568638","display_name":"Yuriko Ishitobi","orcid":null},"institutions":[{"id":"https://openalex.org/I135598925","display_name":"Kyushu University","ror":"https://ror.org/00p4k0j84","country_code":"JP","type":"education","lineage":["https://openalex.org/I135598925"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Yuriko Ishitobi","raw_affiliation_strings":["Kyushu University"],"affiliations":[{"raw_affiliation_string":"Kyushu University","institution_ids":["https://openalex.org/I135598925"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5022726556","display_name":"Tohru Ishihara","orcid":"https://orcid.org/0000-0002-1650-9958"},"institutions":[{"id":"https://openalex.org/I135598925","display_name":"Kyushu University","ror":"https://ror.org/00p4k0j84","country_code":"JP","type":"education","lineage":["https://openalex.org/I135598925"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Tohru Ishihara","raw_affiliation_strings":["System LSI Research Center,Kyushu University"],"affiliations":[{"raw_affiliation_string":"System LSI Research Center,Kyushu University","institution_ids":["https://openalex.org/I135598925"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5090230648","display_name":"Hiroto Yasuura","orcid":"https://orcid.org/0000-0002-8387-5405"},"institutions":[{"id":"https://openalex.org/I135598925","display_name":"Kyushu University","ror":"https://ror.org/00p4k0j84","country_code":"JP","type":"education","lineage":["https://openalex.org/I135598925"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Hiroto Yasuura","raw_affiliation_strings":["Faculty of Inf. Sci. & EE, Kyushu University"],"affiliations":[{"raw_affiliation_string":"Faculty of Inf. Sci. & EE, Kyushu University","institution_ids":["https://openalex.org/I135598925"]}]}],"institution_assertions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":1.102,"has_fulltext":true,"fulltext_origin":"ngrams","cited_by_count":9,"citation_normalized_percentile":{"value":0.652381,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":82,"max":83},"biblio":{"volume":null,"issue":null,"first_page":null,"last_page":null},"is_retracted":false,"is_paratext":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9977,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.9977,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/code","display_name":"Code (set theory)","score":0.5343017},{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.48526165}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8307835},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.69128346},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.6724739},{"id":"https://openalex.org/C2780165032","wikidata":"https://www.wikidata.org/wiki/Q16869822","display_name":"Energy consumption","level":2,"score":0.65901715},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.6164906},{"id":"https://openalex.org/C2776760102","wikidata":"https://www.wikidata.org/wiki/Q5139990","display_name":"Code (set theory)","level":3,"score":0.5343017},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.5106893},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.50157547},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.48526165},{"id":"https://openalex.org/C189783530","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"CPU cache","level":3,"score":0.42364106},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.07144889},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.0},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"is_oa":false,"landing_page_url":"https://doi.org/10.1109/estmed.2007.4375794","pdf_url":null,"source":null,"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.91,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"grants":[],"datasets":[],"versions":[],"referenced_works_count":24,"referenced_works":["https://openalex.org/W1624489350","https://openalex.org/W1965682443","https://openalex.org/W1990122651","https://openalex.org/W1997649574","https://openalex.org/W2032297914","https://openalex.org/W2036579931","https://openalex.org/W2075996447","https://openalex.org/W2095642645","https://openalex.org/W2105778948","https://openalex.org/W2107349848","https://openalex.org/W2111513880","https://openalex.org/W2117790850","https://openalex.org/W2126258136","https://openalex.org/W2131848811","https://openalex.org/W2149590159","https://openalex.org/W2158737060","https://openalex.org/W2169263481","https://openalex.org/W4230750090","https://openalex.org/W4233811735","https://openalex.org/W4234755100","https://openalex.org/W4238566657","https://openalex.org/W4241166746","https://openalex.org/W4251259849","https://openalex.org/W4255817501"],"related_works":["https://openalex.org/W4256652509","https://openalex.org/W3147501184","https://openalex.org/W2549803267","https://openalex.org/W2497617944","https://openalex.org/W2167303720","https://openalex.org/W2109715593","https://openalex.org/W2081416538","https://openalex.org/W2065289416","https://openalex.org/W2061075966","https://openalex.org/W1563139915"],"abstract_inverted_index":{"This":[0],"paper":[1],"proposes":[2],"a":[3,18,28,37,42,57,60,86],"code":[4,54],"placement":[5],"algorithm":[6,51,97],"for":[7,32,56],"reducing":[8],"the":[9,45,64,69,76,81,99,103,114,119],"total":[10,77],"energy":[11,78,100],"consumption":[12,79,101],"of":[13,36,47,68,80,102],"embedded":[14,88],"processor":[15,82,89,104],"systems":[16],"including":[17],"CPU":[19],"core,":[20],"on-chip":[21],"and":[22,40,63,90],"off-chip":[23,48,92],"memories.":[24],"Our":[25,50],"approach":[26],"exploits":[27],"noncacheable":[29],"memory":[30,39],"region":[31,67],"an":[33,91],"effective":[34],"use":[35],"cache":[38],"as":[41,73],"result,":[43],"reduces":[44,98],"number":[46],"accesses.":[49],"simultaneously":[52],"finds":[53],"layouts":[55],"cacheable":[58],"region,":[59,62],"scratchpad":[61],"other":[65],"non-cacheable":[66],"address":[70],"space":[71],"so":[72],"to":[74,113],"minimize":[75],"system.":[83],"Experiments":[84],"using":[85],"commercial":[87],"SDRAM":[93],"demonstrate":[94],"that":[95],"our":[96],"system":[105],"by":[106,118],"23%":[107],"without":[108],"any":[109],"performance":[110],"loss":[111],"compared":[112],"best":[115],"result":[116],"achieved":[117],"conventional":[120],"approach.":[121]},"cited_by_api_url":"https://api.openalex.org/works?filter=cites:W2096654533","counts_by_year":[{"year":2022,"cited_by_count":1},{"year":2016,"cited_by_count":1},{"year":2012,"cited_by_count":1}],"updated_date":"2024-12-06T03:38:49.523374","created_date":"2016-06-24"}