{"id":"https://openalex.org/W4237084505","doi":"https://doi.org/10.1109/edtc.1996.494131","title":"Surprises in sequential redundancy identification","display_name":"Surprises in sequential redundancy identification","publication_year":2002,"publication_date":"2002-12-23","ids":{"openalex":"https://openalex.org/W4237084505","doi":"https://doi.org/10.1109/edtc.1996.494131"},"language":"en","primary_location":{"is_oa":false,"landing_page_url":"https://doi.org/10.1109/edtc.1996.494131","pdf_url":null,"source":null,"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false},"type":"article","type_crossref":"proceedings-article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5044099321","display_name":"Mahesh A. Iyer","orcid":"https://orcid.org/0000-0002-1045-0019"},"institutions":[{"id":"https://openalex.org/I4210088951","display_name":"Synopsys (United States)","ror":"https://ror.org/013by2m91","country_code":"US","type":"company","lineage":["https://openalex.org/I4210088951"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"M.A. Iyer","raw_affiliation_strings":["Synopsys, Inc., Mountain View, CA, USA"],"affiliations":[{"raw_affiliation_string":"Synopsys, Inc., Mountain View, CA, USA","institution_ids":["https://openalex.org/I4210088951"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5103564948","display_name":"David E. Long","orcid":null},"institutions":[{"id":"https://openalex.org/I1283103587","display_name":"AT&T (United States)","ror":"https://ror.org/02bbd5539","country_code":"US","type":"company","lineage":["https://openalex.org/I1283103587"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"D.E. Long","raw_affiliation_strings":["AT and T Bell Laboratories, Inc., Murray Hill, NJ, USA"],"affiliations":[{"raw_affiliation_string":"AT and T Bell Laboratories, Inc., Murray Hill, NJ, USA","institution_ids":["https://openalex.org/I1283103587"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5091289669","display_name":"M. Abramovici","orcid":null},"institutions":[{"id":"https://openalex.org/I1283103587","display_name":"AT&T (United States)","ror":"https://ror.org/02bbd5539","country_code":"US","type":"company","lineage":["https://openalex.org/I1283103587"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"M. Abramovici","raw_affiliation_strings":["AT and T Bell Laboratories, Inc., Murray Hill, NJ, USA"],"affiliations":[{"raw_affiliation_string":"AT and T Bell Laboratories, Inc., Murray Hill, NJ, USA","institution_ids":["https://openalex.org/I1283103587"]}]}],"institution_assertions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.979,"has_fulltext":true,"fulltext_origin":"ngrams","cited_by_count":8,"citation_normalized_percentile":{"value":0.761897,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":77,"max":79},"biblio":{"volume":null,"issue":null,"first_page":"88","last_page":"94"},"is_retracted":false,"is_paratext":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.999,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9981,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/initialization","display_name":"Initialization","score":0.80764323},{"id":"https://openalex.org/keywords/retiming","display_name":"Retiming","score":0.5997175},{"id":"https://openalex.org/keywords/sequential-logic","display_name":"Sequential logic","score":0.58199346}],"concepts":[{"id":"https://openalex.org/C152124472","wikidata":"https://www.wikidata.org/wiki/Q1204361","display_name":"Redundancy (engineering)","level":2,"score":0.8968329},{"id":"https://openalex.org/C114466953","wikidata":"https://www.wikidata.org/wiki/Q6034165","display_name":"Initialization","level":2,"score":0.80764323},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7404932},{"id":"https://openalex.org/C41112130","wikidata":"https://www.wikidata.org/wiki/Q2146175","display_name":"Retiming","level":2,"score":0.5997175},{"id":"https://openalex.org/C187075797","wikidata":"https://www.wikidata.org/wiki/Q173245","display_name":"Sequential logic","level":3,"score":0.58199346},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.40394682},{"id":"https://openalex.org/C80444323","wikidata":"https://www.wikidata.org/wiki/Q2878974","display_name":"Theoretical computer science","level":1,"score":0.35604292},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.22925335},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.07769996},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"is_oa":false,"landing_page_url":"https://doi.org/10.1109/edtc.1996.494131","pdf_url":null,"source":null,"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false}],"best_oa_location":null,"sustainable_development_goals":[],"grants":[],"datasets":[],"versions":[],"referenced_works_count":22,"referenced_works":["https://openalex.org/W1513566189","https://openalex.org/W1554885925","https://openalex.org/W1559738572","https://openalex.org/W1827451039","https://openalex.org/W1904957723","https://openalex.org/W2046401607","https://openalex.org/W2087656024","https://openalex.org/W2103613986","https://openalex.org/W2105738074","https://openalex.org/W2107971804","https://openalex.org/W2117928198","https://openalex.org/W2122383394","https://openalex.org/W2122600622","https://openalex.org/W2134454856","https://openalex.org/W2137492815","https://openalex.org/W2137657386","https://openalex.org/W2144384460","https://openalex.org/W2156944354","https://openalex.org/W2162233102","https://openalex.org/W2163776294","https://openalex.org/W2168507777","https://openalex.org/W4238178324"],"related_works":["https://openalex.org/W4250455229","https://openalex.org/W4248668797","https://openalex.org/W2169017341","https://openalex.org/W2155487883","https://openalex.org/W2134540026","https://openalex.org/W2126468650","https://openalex.org/W2120830976","https://openalex.org/W2111485030","https://openalex.org/W2062802485","https://openalex.org/W1984491986"],"abstract_inverted_index":{"This":[0],"paper":[1],"addresses":[2],"some":[3,33],"misconceptions":[4],"about":[5],"redundancy":[6,21],"in":[7,49],"synchronous":[8,90],"sequential":[9,28],"circuits.":[10],"We":[11,30,79],"provide":[12],"examples":[13],"to":[14,26],"illustrate":[15],"the":[16],"differences":[17],"between":[18],"untestability":[19],"and":[20,22,57],"discuss":[23],"existing":[24],"techniques":[25],"identify":[27],"redundancy.":[29,78],"show":[31,45,81],"that":[32,46,58,65,82],"of":[34],"these":[35],"methods":[36],"are":[37,53],"based":[38],"on":[39],"incorrect":[40],"theoretical":[41],"results.":[42],"Specifically,":[43],"we":[44],"untestable":[47],"faults":[48],"balanced":[50],"pipeline":[51],"circuits":[52],"not":[54,74],"necessarily":[55],"redundant,":[56],"a":[59,63,77,84],"constant":[60],"function":[61],"(i.e.":[62],"signal":[64],"is":[66],"always":[67,75],"0":[68],"or":[69,88],"1":[70],"after":[71],"initialization)":[72],"does":[73],"indicate":[76],"also":[80],"adding":[83],"global":[85],"reset":[86],"mechanism":[87],"retiming":[89],"circuitry":[91],"may":[92],"introduce":[93],"redundancies.":[94]},"cited_by_api_url":"https://api.openalex.org/works?filter=cites:W4237084505","counts_by_year":[{"year":2018,"cited_by_count":1},{"year":2015,"cited_by_count":1},{"year":2014,"cited_by_count":1}],"updated_date":"2024-12-25T07:31:09.312532","created_date":"2022-05-12"}