乐胖代购免代理版

{"id":"https://openalex.org/W1483452106","doi":"https://doi.org/10.1109/dtis.2015.7127354","title":"All digital phase interpolator","display_name":"All digital phase interpolator","publication_year":2015,"publication_date":"2015-04-01","ids":{"openalex":"https://openalex.org/W1483452106","doi":"https://doi.org/10.1109/dtis.2015.7127354","mag":"1483452106"},"language":"en","primary_location":{"is_oa":false,"landing_page_url":"https://doi.org/10.1109/dtis.2015.7127354","pdf_url":null,"source":null,"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false},"type":"article","type_crossref":"proceedings-article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5084023370","display_name":"\u0391\u03bd\u03b4\u03c1\u03ad\u03b1\u03c2 \u03a4\u03c3\u03b9\u03bc\u03c0\u03cc\u03c2","orcid":null},"institutions":[{"id":"https://openalex.org/I174878644","display_name":"University of Patras","ror":"https://ror.org/017wvtq80","country_code":"GR","type":"funder","lineage":["https://openalex.org/I174878644"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"Andreas Tsimpos","raw_affiliation_strings":["Dept. of Physics, Univ. of Patras, Greece#TAB#"],"affiliations":[{"raw_affiliation_string":"Dept. of Physics, Univ. of Patras, Greece#TAB#","institution_ids":["https://openalex.org/I174878644"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5021162190","display_name":"George Souliotis","orcid":"https://orcid.org/0000-0001-5705-0779"},"institutions":[{"id":"https://openalex.org/I174878644","display_name":"University of Patras","ror":"https://ror.org/017wvtq80","country_code":"GR","type":"funder","lineage":["https://openalex.org/I174878644"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"George Souliotis","raw_affiliation_strings":["Dept. of Physics, Univ. of Patras, Greece#TAB#"],"affiliations":[{"raw_affiliation_string":"Dept. of Physics, Univ. of Patras, Greece#TAB#","institution_ids":["https://openalex.org/I174878644"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5033043398","display_name":"Andreas Christos Demartinos","orcid":null},"institutions":[{"id":"https://openalex.org/I174878644","display_name":"University of Patras","ror":"https://ror.org/017wvtq80","country_code":"GR","type":"funder","lineage":["https://openalex.org/I174878644"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"Andreas Demartinos","raw_affiliation_strings":["Dept. of Physics, Univ. of Patras, Greece#TAB#"],"affiliations":[{"raw_affiliation_string":"Dept. of Physics, Univ. of Patras, Greece#TAB#","institution_ids":["https://openalex.org/I174878644"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5113483642","display_name":"Spiros Vlassis","orcid":null},"institutions":[{"id":"https://openalex.org/I174878644","display_name":"University of Patras","ror":"https://ror.org/017wvtq80","country_code":"GR","type":"funder","lineage":["https://openalex.org/I174878644"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"Spiros Vlassis","raw_affiliation_strings":["Dept. of Physics, Univ. of Patras, Greece#TAB#"],"affiliations":[{"raw_affiliation_string":"Dept. of Physics, Univ. of Patras, Greece#TAB#","institution_ids":["https://openalex.org/I174878644"]}]}],"institution_assertions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":1.635,"has_fulltext":true,"fulltext_origin":"ngrams","cited_by_count":14,"citation_normalized_percentile":{"value":0.81264,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":88,"max":89},"biblio":{"volume":"35","issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9997,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.9986,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/settling-time","display_name":"Settling time","score":0.5455184}],"concepts":[{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.8106132},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.60986185},{"id":"https://openalex.org/C14781684","wikidata":"https://www.wikidata.org/wiki/Q3983320","display_name":"Settling time","level":3,"score":0.5455184},{"id":"https://openalex.org/C12707504","wikidata":"https://www.wikidata.org/wiki/Q52637","display_name":"Phase-locked loop","level":3,"score":0.5442335},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.52586675},{"id":"https://openalex.org/C44280652","wikidata":"https://www.wikidata.org/wiki/Q104837","display_name":"Phase (matter)","level":2,"score":0.46614352},{"id":"https://openalex.org/C184720557","wikidata":"https://www.wikidata.org/wiki/Q7825049","display_name":"Topology (electrical circuits)","level":2,"score":0.40677798},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.24377695},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.23738235},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.09254998},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C133731056","wikidata":"https://www.wikidata.org/wiki/Q4917288","display_name":"Control engineering","level":1,"score":0.0},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.0},{"id":"https://openalex.org/C160030872","wikidata":"https://www.wikidata.org/wiki/Q2142864","display_name":"Step response","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"is_oa":false,"landing_page_url":"https://doi.org/10.1109/dtis.2015.7127354","pdf_url":null,"source":null,"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.9,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"grants":[],"datasets":[],"versions":[],"referenced_works_count":25,"referenced_works":["https://openalex.org/W1503935943","https://openalex.org/W1965272013","https://openalex.org/W1979868150","https://openalex.org/W1982610482","https://openalex.org/W1991961966","https://openalex.org/W2012154798","https://openalex.org/W2019012123","https://openalex.org/W2024174129","https://openalex.org/W2034484545","https://openalex.org/W2043454922","https://openalex.org/W2073043895","https://openalex.org/W2076349411","https://openalex.org/W2088835754","https://openalex.org/W2104660976","https://openalex.org/W2104663509","https://openalex.org/W2107514446","https://openalex.org/W2110198523","https://openalex.org/W2112489816","https://openalex.org/W2119509241","https://openalex.org/W2124390946","https://openalex.org/W2132876868","https://openalex.org/W2134275296","https://openalex.org/W2136040141","https://openalex.org/W2142613800","https://openalex.org/W2156076794"],"related_works":["https://openalex.org/W984417604","https://openalex.org/W4360861688","https://openalex.org/W3134930219","https://openalex.org/W2967785526","https://openalex.org/W2908000842","https://openalex.org/W2124728021","https://openalex.org/W2113001378","https://openalex.org/W2097523295","https://openalex.org/W2065391525","https://openalex.org/W1576949837"],"abstract_inverted_index":{"This":[0],"paper":[1],"proposes":[2],"an":[3],"all":[4],"digital":[5],"CMOS":[6,25,55],"phase":[7,40,61,69],"interpolator":[8,41],"suitable":[9],"for":[10],"high-speed":[11],"multi-Gigabit":[12],"serial":[13],"interfaces.":[14],"The":[15,39],"topology":[16],"is":[17,42],"based":[18],"on":[19],"the":[20],"parallel":[21],"combination":[22],"of":[23],"identical":[24],"inverters":[26],"grouped":[27],"in":[28,52],"eight":[29],"segments":[30],"and":[31,79],"delivers":[32],"two":[33],"programmable":[34],"orthogonal":[35],"output":[36],"phases":[37],"(I/Q).":[38],"designed":[43],"to":[44],"be":[45],"compliant":[46],"with":[47,63],"MIPI":[48],"alliance":[49],"M-PHY":[50],"standard":[51],"a":[53],"65nm":[54],"process.":[56],"Simulation":[57],"results":[58],"confirm":[59],"5-bit":[60],"resolution":[62],"less":[64,74],"than":[65,75],"5%":[66],"worst":[67],"case":[68],"step":[70],"variation,":[71],"settling":[72],"time":[73],"2":[76],"clock":[77],"cycles":[78],"power":[80],"consumption":[81],"about":[82],"2mW":[83],"from":[84],"1.2V":[85],"voltage":[86],"supply.":[87]},"abstract_inverted_index_v3":null,"cited_by_api_url":"https://api.openalex.org/works?filter=cites:W1483452106","counts_by_year":[{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":2},{"year":2021,"cited_by_count":2},{"year":2019,"cited_by_count":4},{"year":2018,"cited_by_count":3},{"year":2016,"cited_by_count":2}],"updated_date":"2025-04-23T01:46:52.689795","created_date":"2016-06-24"}